

VT6516

16/12-PORT 10/100BASE-T/TX ETHERNET SWITCH CONTROLLER

REVISION 'E' DATASHEET (Preliminary)

ISSUE 1: July 31, 1999

VIA Technologies, Inc.



PRELIMINARY RELEASE

Please contact VIA Technologies for the latest documentation.

Copyright Notice:

Copyright © 1995, VIA Technologies Incorporated. Printed in Taiwan. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

The VT86C100P may only be used to identify products of VIA Technologies. All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

1045 Mission Court 8th Floor, No. 533
Fremont, CA 94539 Chung-Cheng Rd., Hsin-Tien USA Taipei, Taiwan ROC

Tel: (510) 683-3300 Tel: (886-2) 2218-5452 Fax: (510) 683-3301 Fax: (886-2) 2218-5453

Online Services:

BBS: 886-2-2186408 FTP: <u>FTP.VIA.COM.TW</u>

HTTP: WWW.VIA.COM.TW -or- WWW.VIATECH.COM




TABLE OF CONTENTS

Table of Contents		3
FIGURES AND TABLES		4
REVERSION HISTORY		5
FEATURES		6
Block Diagram		9
BALL OUT DIAGRAM		11
RMII-mode Ball out Diagram		11
MII-mode Ballout Diagram		12
LOGIC SYMBOL		13
PIN DESCRIPTIONS		14
JUMPER STRAPPING		18
SECTION I FUNCTIONAL DESCRIPTIONS	•••••	19
1. General Description		19
2. The VIA Ether Switch Architecture		
2.1 Switch initialization procedures		
2.2 Packet receiving and forwarding follow	a a i	ື່ວ (
3. Interface Descriptions		
3.1 Buffer Memory (SDRAM) Interface and Table (SRAM) interface; 🐞 🗜 🕲 🦞 🗳		
4. Functional Description	y A	22
4.1 Packet Reception and Address recognition		
4.2 Packet Forwarding and VLAN		
4.3 Network Management Features		
SECTION II REGISTER MAP		
1. Register Tables		
2 CPU Interface Registers Map		
3 SWITCH INTERNAL REGISTERS MAP		
4. Detail of Switch Register		
4.1 Registers of SDRAM Control Module		
4.2 Registers of SRAM Control Module		
4.4 Registers of Buffer Control Module		
4.5 Registers of Forwarding Control Module		
4.6 Registers of PHY Control Module		
4.7 Registers of EEPROM Control Module		
4.8 Registers of CPU Interface Module		
4.9 Registers of MAC/IO Control Module		59
4.10 Registers of CPU IO Control Module		63
SECTION III ELECTRICAL SPECIFICATIONS	•••••	65
ABSOLUTE MAXIMUM RATINGS		65
DC CHARACTERISTICS.		
AC CHARACTERISTICS.		
PACKAGE MECHANICAL SPECIFICATIONS		



FIGURES AND TABLES

Figure 1: Block Diagram	9
Figure 3-3	22
Figure 3-6: Algorithm of Initialization of Free Link Lists.	
Figure 3-1 SRAM	
Figure 3-2 Free buffer link structure	
Table 1-0 Free buffer link structure	
Figure 3-5 The Address table entries structure +	
Table 1-1 Address table structure	
Table 3-1 RMII interface signals	30
Figure 3-1 RMII timing diagram	
Table 3-2 MII interface signals	
Figure 3-2 MII timing diagram	



REVERSION HISTORY

Reversion	Date	Reason for change	Ву
V0.90	2/18/1999	First release version	JeffreyChang
V0.91	6/2/1999	Add D version silicon features modification	JeffreyChang
V0.92	8/23/1999	Add E version silicon features	MurphyChen
, 0.52	G, 2 G, 1333	modification	
V0.93	9/9/1999	Revision according to Weipin's,	MurphyChen
		Kevin's, and Ruth's comments	



FEATURES

- Single chip 16/12 ports 10/100M Ethernet switch controller
 - Highly integrated single chip shared memory switch engine
 - With option for 16 RMII (Reduced Media Independent Interface) ports or 12 MII (Media Independent Interface) ports
 - Non-blocking layer 2 switch, 148,810 packets/sec on each 100Mbps Ethernet port
- Media Access Control (MAC)
 - Dual 192-bytes FIFO's of receive and transmit for each port
 - CRC generator for outgoing packets from CPU port
 - IEEE 802.3X compliant flow control for full duplex ports
 - Backpressure for half duplex ports
- Two switching mechanisms
 - Supports 'store and forward' switching without forwarding CRC-bad packets
 - Supports 'cut through' switching subject to long packets of length over 290 bytes for 100Mbps ports or of length over 98 bytes for 10Mbps ports
- Packet buffering
 - Glueless 64-bit interface to SDRAM as a packet buffer pool with size from 2M bytes (SGRAM) to 512 M bytes
 - 1536 bytes for each packet buffer
- External 32 bits SSRAM interface for forwarding table and memory link table
 - Link list structure initialized by software
 - 2K up to 32K unicast/multicast addresses table entries with VLAN information
 - Supports static entries for upper-layer multicast protocols, e.g. IGMP
- Advanced address recognition
 - Layer 2 MAC address recognition engine to enable wire-speed forwarding rate
 - Self learning mechanism
 - Supports multiple MAC address per-port from 2K up to 32K unicast/multicast addresses
- Switch management support
 - Supports port mirroring (Sniffer feature)
 - Supports spanning tree algorithm
 - Supports CPU direct access to SDRAM and SSRAM
 - Supports five statistical counters in each port
- Supports I²C EEPROM interface for customized configuration
- Support port-grouping VLAN
 - Configurable server ports belonging to multiple VLAN groups
- Support port-based trunking
 - Three types of trunk grouping: one trunk group with 2 or 4 ports, two trunk groups each with 2 ports
 - Load balance according to MAC address and port number
- CPU interface VIA 8/16 bits ISA-like interface



- Chip initialization, auto-aging and spanning tree algorithm support by firmware
- Auto-sensing 10/100M media speed, duplex mode, and flow-control capability by firmware
- 50MHz internal reference clock rate
- 50~100MHz SDRAM clock rate, typically 83MHz
- 50~100MHz SSRAM clock rate, typically 83MHz
- Single +3.3V supply, 0.3µm standard CMOS technology
- 476 ball BGA package



BLOCK DIAGRAM




Figure 1: Block Diagram

99/12/09



BALL OUT DIAGRAM

RMII-mode Ball out Diagram

		-		-	₽ .ω;	gran	•																			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	CSDV2	CRS.D V1	RXD1.1	TXEN1	TXD1.0	RXD0.0	MD1	MD3	MD5	MD7	MD9	MD11	MD45	MD47	RAS0	MA3	MA7	MA11	DCS2	DWE0	MD49	MD20	MD22	MD24	MD57	MD58
В	RXD1.2	TXD1.2	TXD1.1	RXD0.1	CSDV0	TXD0.0	MD32	MD34	MD36	MD38	MD40	MD42	MD14	CAS1	MA0	MA4	MA8	BA0	DCS1	DWE1	MD18	MD52	MD54	MD56	MD26	MD27
С	TXEN2	RXD0.2	TXD0.2	TXD0.1	TXEN0	RXD1.0	MD0	MD2	MD4	MD6	MD8	MD10	MD46	CAS0	MA1	MA5	MA9	BA1	DCS0	MD16	MD50	MD21	MD23	MD25	MD59	MD28
D	TXD1.3	CSDV3	TXEN3	NC	NC	NC	MD33	GND	MD37	MD39	MD41	MD43	MD13	MD15	RAS1	MA2	MA6	MA10	DCS3	MD48	MD19	MD53	MD55	MD60	MD29	MD61
E	RXD0.3	TXD0.3	RXD1.3	NC	VDDI	GNDI	GND	MD35	VDD	VDD	VDD	MD12	MD44	GND	GND	GND	VDD	VDD	VDD	MD17	MD51	GNDI	DCLK	MD30	MD62	MD31
F	RXD1.4	TXD0.4	RXD0.4	TXEN4	RCLK5 0	VDDI	GND	NC											NC	GND	GNDI	VDDI	MD63	SD16	SD17	SD18
G	RXD0.5	CSDV4	TXD1.4	TXEN5	VDD	GND															GND	SCLK	SD19	SD20	SD21	SD22
H	TXD1.5	RXD1.5	TXD0.5	NC	VDD	VDD															NC	SD23	SD24	SD25	SD26	SD27
J	TXD0.6	RXD0.6	CSDV5	NC	VDD																	VDD	SD31	SD28	SD29	SD30
K	CSDV6	TXD1.6	RXD1.6	TXEN6	NC																	VDD	SA4	SA6	SA7	SA5
L	RXD1.7	TXD0.7	RXD0.7	NC	GND						GND	GND	GND	GND	GND	GND						VDD	SA3	SA2	SA13	SA0
M			TXEN7		GND						GND	GND	GND	GND	GND	GND						SA10	SA11	SA12	SA13	SA14
N	RXD1.8	TXD1.8	CSDV8	TXEN8	NC						GND	GND	GND	GND	GND	GND						SA15	SA16	SA17	SA9	SA8
P				TXEN9							GND	GND	GND	GND	GND	GND						GND	SD0	SD3	SD2	SD18
R			TXD0.9		VDD						GND	GND	GND	GND	GND	GND						GND	SD4	SD7	SD6	SD5
Т	RXD0.9	RXD0.1 0	TXD0.1 0	TXEN1 0	VDD						GND	GND	GND	GND	GND	GND						SD11	SD12	SD10	SD9	SD8
U	RXD1.1 0	TXD1.1 0	CSDV1 0	NC	VDD																	VPP	SADS#	SD15	SD14	SD13
V	RXD0.1	TXD0.1	RXD1.1	TXEN1	VDD																	VPP	SOE#	SCS1#	SCS0#	SWE#
W	TXD1.1	CSDV1	RXD0.1 2	TXEN1	NC	GND															GND	SCS3#	SCS2#	HA0	HCS#	SCS4#
Y	TXD0.1 2	RXD1.1 2	TXD1.1 2	NC	GND	GNDI															GNDI	HCLK	HD15	INTRQ	HA1	HA2
AA	CSDV1	RXD0.1 3	TXD0.1 3	NC	GNDI	VDDI	VDD	VDD											GND	GND	GND	GNDI	HD1	HD0	IOW#	IOR#
AB	RXD1.1 3	TXEN1 3	TXD1.1 3	NC	VDDI	VDD	VDD	NC	VPP	VPP	NC	NC	GND	GND	NC	NC	VPP	VPP	VPP	TEST12	VDDI	GND	HD3	HD13	HD2	HD14
AC	CSDV1	CSDV1 4	TXD1.1 4	NC	EEC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	TEST7	TEST11	TEST16	TEST17	HD5	HD11	HD4	HD12
AD	RXD1.1 4	TXD0.1 4	RXD1.1 5	TXEN1 5	EEIO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	TEST3	TEST6	TEST10	TEST15	TEST20	TEST23	HD9	HD6	HD10
AE	RXD0.1 4	CSDV1 5	TXD0.1 5	MDC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	TEST2	TEST5	TEST9	TEST14	TEST19	TEST22	TEST25	HD8	HD7
AF	TXEN1 4	TXD1.1 5	RXD0.1 5	MDIO	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	TEST1	TEST4	TEST8	TEST13	TEST18	TEST21	TEST24	TEST26	RESET #

99/12/09 11




MII-mode Ballout Diagram

	11100	10 0	uno (יו או	agit	4111	1_			40		1	1.0				1	40	10	1.0			1		1	Ta c
	CRS1	2 DVD2	3	4	5 DVD0	6	7	-	9 MD26	10	11 MD40	12	13	14 CAS1#	15	16 MA4	17	18 BA0	19 DCC1#	20	21	22	23	24 MD24	25 MD57	26 MD58
A		RXD3_ 0		0	RXD0_ 0		MD32		MD36		MD40						MA8			DWE1#		MD20	MD22			
В	RXD1_ 1	RXDV0	TXD3_ 0	RXD2_ 0		TXD0_ 0	MD0	MD2	MD4	MD6	MD8	MD10	MD46	CAS0#	MA1	MA5	MA9	BA1	DCS0#	MD16	MD50	MD52	MD54	MD56	MD26	MD27
C	TXEN1	TXD1_ 1	TXD0_ 1	TXD2_ 0	TXEN0	RXD1_ 0	MD33	MD35	MD37	MD39	MD41	MD43	MD13	MD15	RAS1#	MA2	MA6	MA10	DCS3#	MD48	MD19	MD21	MD23	MD25	MD59	MD28
D	TXD3_	RXD0_	COL1	NC	NC	NC	MD3	VSS	MD7	MD9	MD11	MD12	MD44	RAS0#	MA3	MA7	MA11	DCS2#	DWE0#	MD17	MD51	MD53	MD55	MD60	MD29	MD61
E	RXD2_	RXDV1	RXD3_	NC	VDD	GND	VSS	MD5	VCC	VCC	VCC	MD45	MD47	VSS	VSS	VSS	VCC	VCC	VCC	MD49	NC	GND	DCLK	MD30	MD62	MD31
F	RXD1_	TXD2_	RXD0_	TXEN2	RCLK5	VDD	VSS	NC											NC	VSS	GND	VDD	MD63	SD16	SD17	SD18
G	RXD2_	TXD0_	TXD1_	COL2	VCC	VSS															VSS	SCLK	SD19	SD20	SD21	SD22
Н	TXD3_	CRS2	TXD2_	RCLK2	VCC	VCC															NC	SD23	SD24	SD25	SD26	SD27
J	TXD0_	RXD3_	RXDV2	TCLK2	VCC																	VCC	SD31	SD28	SD29	SD30
K	RXD0_	CRS3	TXD1_	RXD1_	TXEN3																	VCC	SA4	SA6	SA7	SA5
L	RXD3_	TXD2_	RXD2_	RCLK3	VSS						VSS	VSS	VSS	VSS	VSS	VSS						VCC	SA3	SA2	SA1	SA0
M	RXDV3	TXD3_	COL3	TCLK3	VSS						VSS	VSS	VSS	VSS	VSS	VSS						SA10	SA11	SA12	SA13	SA14
N	TXD0_	RXD1_	TXD1_	CRS4	TXEN4						VSS	VSS	VSS	VSS	VSS	VSS						SA15	SA16	SA17	SA9	SA8
P	TXD3_	RXD0_	RXDV4	COL4	RCLK4						VSS	VSS	VSS	VSS	VSS	VSS						VSS	SD0	SD3	SD2	SD1
R	RXD2_	RXD3_	TXD2_	TCLK4	VCC						VSS	VSS	VSS	VSS	VSS	VSS						VSS	SD4	SD7	SD6	SD5
T	RXD1_	RXD0_	TXD0_	TXEN5	VCC						VSS	VSS	VSS	VSS	VSS	VSS						SD11	SD12	SD10	SD9	SD8
U	RXD2_	TXD1_	CRS5	TCLK5	VCC																	VCC	SADS#	SD15	SD14	SD13
v	TXD3_	TXD2_	RXD3_	COL5	VCC																	VCC	SOE#	SCS1#	SCS0#	SWE#
W	TXD0_	RXDV5	RXD0_	TXEN6	RCLK5	VSS															VSS	SCS3#	SCS2#	HA0	HCS#	SCS4#
Y	CRS6	RXD1_	TXD1_	TCLK6	VSS	GND															GND	HCLK	HD15	INTRQ	HA1	HA2
AA	RXD3_	RXD2_	TXD2_	RCLK6	GND	VDD	VCC	VCC											VSS	VSS	VSS	GND	HD1	# HD0	IOW#	IOR#
AB	6 RXDV6	COL6	TXD3_	TCLK7	VDD	VCC	VCC	NC	VCC	VCC	TCLK9	RXD3_	VSS	VSS	CRS10	RCLK1	VCC	VCC	VCC	TEST12	VDD	VSS	HD3	HD13	HD2	HD14
AC	RXD1_	CRS7	TXD1_	RCLK7	EEC	RCLK8	TCLK8	RXD3_	RXD2_	RCLK9	TXD2_		RCLK1	TCLK1	RXD3_	RXDV1	TCLK1	CRS11	TEST7	TEST11	TEST16	TEST17	HD5	HD11	HD4	HD12
AD	7 RXD0_	TXD0_	RXD3_	COL7	EEIO	RXD0_	TXD0_	TXD3_	9 RXD1_	TXEN9	TXD3_		0 TXEN1	TXD2_	RXD2_	TXEN1		TEST3	TEST6	TEST10	TEST15	TEST20	TEST23	HD9	HD6	HD10
AE	7 TXEN7	7 RXDV7	7 TXD2_	MDC	RXD2_	8 RXDV8	TXD1_	COL8	9 RXD0_	TXD0_	9 COL9	RXD0_		TXD3_	11 RXD1_	TXD0_	TXD3_	TEST2	TEST5	TEST9	TEST14	TEST19	TEST22	TEST25	HD8	HD7
AF	TXD3_	RXD2_	7 MDIO	RXD3_	8 RXD1_	TXEN8	8 TXD2_	CRS8	9 RXDV9	9 TXD1_	CRS9	10 RXDV1		COL10			COL11	TEST1	TEST4	TEST8	TEST13	TEST18	TEST21	TEST24	TEST26	RESET
	7	7		8	8		8			9		0	10		11	11]									#

99/12/09 12



LOGIC SYMBOL





PIN DESCRIPTIONS

No.	Name	Type	Description
	T	1	SDRAM Interface
See Ball Table	MD[63:0]	I/O	SDRAM Data: 64-bit SDRAM data bus. These signals connect directly to the data input/output pins of the SDRAM devices.
See Ball Table	MA[11:0]	0	SDRAM Address Bus: 12-bit SDRAM data bus. These signals connect directly to the address input of the SDRAM devices.
See Ball Table	BA[1:0]	О	Bank Identifier for Bank 0 and 1:
See Ball Table	RAS [1:0]	О	Row Address Strobes for Bank 0 and 1: DRAM row address strobes. RAS [0] is used for Bank 0. RAS [1] is used for Bank 1.
See Ball Table	CAS[1:0]	О	Column Address Strobes for Bank 0 and 1: DRAM column address strobes. CAS [0] is used for Bank 0. CAS [1] is used for Bank 1.
See Ball Table	DWE [1:0]	О	DRAM Write Enable for Bank 0 and 1:
See Ball Table	DCS[3:0]	0	DRAM Chip Select: VT-3061A supports at most 4 SDRAM DIMM modules.
		•	SRAM Interface
See Ball Table	SD[31:0]	I/O	SRAM Data: 32-bit SRAM data bus. These signals connect directly to the data input/output pins of the SRAM devices.
See Ball Table	SA[17:0]	0	SRAM Address Bus: 18-bit SDRAM data bus. These signals connect directly to the address input of the SDRAM devices.
See Ball Table	SCS[4:0]	0	SRAM Chip Select: SRAM Type Chip Select Pins Address Pins
See Ball Table	SADS[1:0]	0	Synchronous Processor Address Status
See Ball Table	SOE [1:0]	0	Output Enable
See Ball Table	SWE [1:0]	0	SRAM Write Enable:
		<u> </u>	Miscellaneous Interface



See Ball Table	EEC	O	Serial EEPROM Interface Clock Output:
Table			EEPROM Device Addressing in the demo board:
			PAGE 0 (EEPROM): Device Address = 1010 000 XXXXXXXX
			PAGE 1 (EEPROM): Device Address = 1010 001 XXXXXXXX
			PAGE 2 (EEPROM): Device Address = 1010 010 XXXXXXXX
			PAGE 3 (EEPROM): Device Address = 1010 011 XXXXXXXX
			PAGE 4 (SDRAM BANK-0): Device Address = 1010 100 XXXXXXXX
			PAGE 5 (SDRAM BANK-1): Device Address = 1010 101 XXXXXXXX
See Ball Table	EEIO	I/O	Serial EEPROM Interface Data I/O
See Ball Table	MDC	О	Management Interface (MI) Clock Output
See Ball Table	MDIO	I/O	Management Interface (MI) Data I/O
See Ball Table	RCLK50	I	Main Reference Clock:
See Ball Table	DCLK	I	SDRAM Reference Clock:
See Ball Table	SCLK	I	SRAM Reference Clock
See Ball	HCLK	О	HOST Reference Clock
Table			HCLK is determined by the strapping pins in SYSLED[3:1], i.e. the jump
			selection of J1[5-6, 3-4, 1-2]:
			J1[OFF,OFF,OFF] => 8MHz
			J1[OFF,OFF,ON] => 16MHz
			J1[OFF, ON, OFF] => 25MHz
			J1[OFF, ON, ON] => 4MHz
G P II			J1[ON,OFF,OFF] => 33MHz
See Ball Table	RESET	I	SYSTEM RESET
See Ball	SYSLED[26:0	O	SYSTEM Output Pins for LED:
Table]		SYSLED[8:0] are connected to pull-up IO PADs for strapping.
			SYSLED[25:9] are connected to IO PADs without pull up/down.
			All SYSLED[25:0] are

HOST Interface



C D !!			
See Ball Table	HA[2:0]	I	HOST IDE-Interface Address Bus:
Table			3'b000: command the switch that the whole 16-bit data in the HOST data bus HD[15:0] is valid for packet-data read/write.
			3'b001: command the switch that only the 8-bit data in the HOST data bus HD[15:0] is valid for internal registers read/write.
			3'b010: command the switch to write the low byte in the HOST data bus HD[15:0] into the low byte of the 16-bit switch address register for internal registers reference.
			3'b011: command the switch to write the low byte in the HOST data bus HD[15:0] into the high byte of the 16-bit switch address register for internal registers reference.
			3'b1xx: bus-idle command. Keep this address bus to be 3'b111 as the HOST has no access to VT-3061A.
See Ball	HD[15:0]	I/O	HOST IDE-Interface Data Bus:
Table			The whole 16-bit data bus is valid for packet data read/write. However, only the 8-bit data bus is valid for internal registers read/write.
See Ball	HCS	I	HOST Chip Select:
Table			Active LOW. HCS must be asserted during the access of HOST IDE interface.
See Ball	ĪOR	I	IO READ:
Table			High-to-Low Edge Trigger. IOR must be asserted from high to low to begin the read cycle of HOST IDE interface.
See Ball	ĪŌW	I	IO READ:
Table			High-to-Low Edge Trigger. IOW must be asserted from high to low to begin the write cycle of HOST IDE interface.
See Ball	INTRQ	О	Interrupt Request:
Table			Connected to the HOST external interrupt pin. It is asserted as the following four interrupt events happen:
			(1) MII Management Registers read/write command done
			(2) EEPROM read/write command done
			(3) Receiving a packet destined to HOST
			(4) Finishing transmission of a packet issued by HOST
			The interrupt cause is recorded in register IRQSTS[3:0] in address 2000H. To clear the individual interrupt, The corresponding register has to be written:
			(1) register CLR_PHY_INT in 1806H for PHY interrupt.
			(2) register CLR_EE_INT in 1C04H for EEPROM interrupt.
			(3) register CLR_RCV_INT in 6403H for packet-receiving interrupt.
			register CLR_SENT_INT in 6411H for packet-sent interrupt.

MII Interfa	ace		
See Ball	TCLK[11:0]	I	Transmit Clock for Port 0-11:
Table			TCLK is driven by the PHY device. TCLK is a continuous clock that provides the timing reference for the transfer of the TXEN and TXD signals to the PHY. A PHY operating at 100Mbps must provide a TCLK frequency of 25MHz and a PHY operating at 10Mbps must provide a TCLK frequency of 2.5MHz.



See Ball			
Table	TXD<3:0>[11:	O	Transmit Data for Port 0-11:
Table	0]		TXD is a bundle of 4 data signals (TXD<3:0>) that shall transition to the
			TCLK. For each TCLK period in which TXEN is asserted, TXD<3:0> are
			accepted for transmission by the PHY. TXD<0> is the least significant bit. While TXEN is de-asserted, TXD<3:0> shall have no effect upon the
			PHY, and the value of TXD<3:0> is unspecified.
See Ball	TXEN[11:0]	0	Transmit Enable for Port 0-11:
Table			TXEN shall transition synchronous to the TCLK. TXEN indicates the
			nibbles presenting on the MII for transmission. It shall be asserted
			synchronously with the first nibble of the preamble and shall remain
See Ball			asserted while all nibbles to be transmitted are presented to the MII.
Table	COL[11:0]	I	Collision Detected for Port 0-11:
24024			COL shall be asserted by the PHY asynchronously upon detection of a
			collision on the medium, and shall remain asserted while the collision condition persists.
See Ball	CRS[11:0]	I	Carrier Sense for Port 0-11:
Table	CRS[11.0]	•	CRS shall be asserted by the PHY asynchronously upon detection of a
			non-idle medium or while TX_EN is asserted. CRS shall be de-asserted by
			the PHY asynchronously upon detection of idle conditions on both
			transmit and receive media. The PHY shall ensure that CRS remains
C D II			asserted throughout the duration of a collision condition.
See Ball Table	RXD<3:0>[11	I	Receive Data for Port 0-11:
Table	:0]		RXD is a bundle of 4 data signals (RXD<3:0>) that shall transition to the
			RCLK. For each RCLK period in which RXDV is asserted, RXD<3:0> from the PHY are accepted by the switch's MAC. RXD<0> is the least
			significant bit. While RXDV is de-asserted, RXD<3:0> shall have no
			effect upon the switch's MAC, and the value of RXD<3:0> is unspecified.
See Ball	RCLK[11:0]	I	Receive Clock for Port 0-11:
Table			RCLK is sourced from the PHY. RCLK is a continuous clock that provides
			the timing reference for the transfer of the RXDV and RXD signals from
			the PHY. A PHY operating at 100Mbps must provide a RCLK frequency
			of 25MHz and a PHY operating at 10Mbps must provide a RCLK frequency of 2.5MHz.
See Ball	RXDV[11:0]	I	Receive Data Valid for Port 0-11:
Table	1010 , [11.0]	*	RXDV is driven by the PHY to indicate the nibbles presenting on the MII
			for receiving. RXDV shall transition synchronous to the RCLK. It shall be
			asserted synchronously with the first nibble of the preamble and shall
			remain asserted while all nibbles to be received are presented to the MII.

Note: Some flat MII input pin when the VT6516 under the RMII application, please use 22 ohm resister pull down, refer to Table XXXX



RMII inter	face		
See Ball	CRS_DV[15:0	I	Carries sense and data valid from port 15 to port 0:
Table]		
See Ball	RXD0[15:0]	I	Receive data zero from port 15 to port 0:
Table			
See Ball	RXD1[15:0]	I	Receive data one from port 15 to port 0:
Table			
See Ball	TXEN[15:0]	О	Transmit enable from port 15 to port 0:
Table			
See Ball	TXD0[15:0]	О	Transmit data zero from port 15 to port 0:
Table			
See Ball	TXD1[15:0]	О	Transmit data one from port 15 to port 0:
Table			

Power Sup	ply & Ground		
See Ball	VDD, VDDA	P	Positive 3.3V Supply: Supply power to Internal digital logic, Digital I/O
Table			pads, and TD, TX pads. Double bonding may be required.
See Ball	VSS, VSSA	G	Negative Supply: digital ground. Multiple bonding pads are required to
Table			separate core and I/O pads ground.

JUMPER STRAPPING

Jumper	Pin	Description
HOST Clock		
J1 [5-6], [3-4], [1-	SYSLED[3:	HOST Clock (HCLK) Rate Selection:
2]	1]	J1[OFF,OFF,OFF] (SYSLED[3:1]==3'b111) => 8MHz
		J1[OFF,OFF, ON] (SYSLED[3:1]==3'b110) => 16MHz
		J1[OFF, ON, OFF] (SYSLED[3:1]==3'b101) => 25MHz
		J1[OFF, ON, ON] (SYSLED[3:1]==3'b100) => 4MHz
		J1[ON,OFF,OFF] (SYSLED[3:1]==3'b011) => 33MHz
PHY Mode		
J1 [7-8]	SYSLED[4]	PHY Device Selection:
		J1[OFF] (SYSLED[4]==1'b1) => RMII PHY
		J1[ON] (SYSLED[3:1]==1'b0) => MII PHY
SRAM Type		
J1 [11-12,9-10]	SYSLED[6:	SRAM Device Type Selection:
	5]	J1[OFF,OFF] (SYSLED[6:5]==2'b11) => 64K x 32 SRAM
		J1[OFF,ON] (SYSLED[6:5]==2'b10) => 128K x 32 SRAM
		J1[ON,OFF] (SYSLED[6:5]==2'b01) => 32K x 32 SRAM



SECTION I FUNCTIONAL DESCRIPTIONS

1. GENERAL DESCRIPTION

The VT6516 is a switch engine chip implementation of a 16 ports 10/100M Ethernet switch system for IEEE 802.3 and IEEE 802.3u network. Each of individual port can be either auto-sensing or manually selected to run at 10Mbps or 100Mbps speed rate and under full or half duplex mode.

There are sixteen independent MACs within the VT6516 chip. The MAC controller controls the receiving, transmitting, and deferring of each individual port, and the MAC controller also provides framing, FCS checking, error handling, status indication and flow control function.

The VT6516 10/100M N-way switch port IC is wire-speed performance and low-cost packet switch; it can forward up to 148,810 packets/sec on each Ethernet port. The VT6516 support 12 ports MII or 16 ports RMII (reduce MII) interface for network interface,

The VT6516 used the simple 8/16 bits ISA-like interface to support initiation, expansion and management. The system CPU can access various registers inside VT6516 through a simple ISA-like CPU interface. The CPU can configure the switch by writing into the appropriate registers, or retrieve the status of the switch by reading the corresponding registers. The CPU can also access the register of external transceiver (PHY) device through the CPU interface.

The VT6516 supports new features including port based VLAN, 802.3X flow control, and the VT6516 also support the sniffer function to monitor network traffic in special ports.

2. THE VIA ETHER SWITCH ARCHITECTURE

The VT6516 switch engine uses the shared memory architecture. In order to improve the packet latency, VT6516 provides two methods for packet switching, one is cut-through, another is store-and-forwarding. A typical packet flow for Ethernet switch is described as follows in 4.5.

2.1 Switch initialization procedures

- 1. Test all of the on board components except the switch chip or access VIA the switch chip, including UART, LED, etc.
- 2. Switch SDRAM test --- switch chip SDRAM control hardware initialization, configuration, SDRAM size determination (VIA embedded EEPROM in SDRAM module) and read write test.
- 3. Switch SRAM test --- switch chip SDRAM control hardware initialization and read write test. Note that the SRAM size determination is VIA strapping.
- 4. Switch IO registers read write test.
- 5. Ethernet PHY registers read write test ---- the CPU read/write to PHY devices will go through PHY control in switch chip. Although they are outside components, but we test them as part of the switch chip.
- 6. Determine link table size; reset free buffer list pointers of bank 0 and 1; initialize free memory block counter. Note that permanent buffer management is controlled by allocating bit mask. They will be cleared automatically in the hardware reset or software reset.

2.2 Packet Switching Flow

1. After the switch microprocessor activates a port during initialization, the input control of that port preallocates one packet buffer from buffer pool. In the beginning, the buffer allocated will be from private buffer pool, but subsequent buffers may come from either private or public buffer pools.




- 2. When receive MAC (RMAC) receives a packet data from the network interface either through MII or reduced MII (RMII) it packs the data into 16-bit word then passes it to input control. If RMAC detects any error, it also notifies input control to stop forwarding process.
- 3. Input control extracts the destination MAC address from incoming data, passes it along to forwarding table control for forwarding decision. In the mean while, it packs 16-bit words into 64-bit quad-words, and saves it to an input FIFO before storing the packet data to SDRAM.
- 4. If the switch is configured to "store and forward" mode, input control queues the packet to the output queue of the destination port after input control is informed by RMAC that this is a good packet and it stores all packet data to SDRAM. If the switch is configured to "cut-through" mode, the input control queues the packet to the output queue of the destination port after enough amount of packet is stored in SDRAM to prevent output FIFO under-run.
- 5. After the whole packet is received and FCS is correct, input control pass the source MAC address of the packet to forwarding table control for address learning.
- 6. Output control of the outbound port de-queue the packet from output queue, and fetch packet data from SDRAM and save it into output FIFO. Then it notifies the transmit MAC (TMAC) of the new packet to transmit.
- 7. TMAC grabs 16-bit at a time from output control, adds preamble and SFD to the beginning of the packet, then send them out. Proper deferring is done if necessary to conform to 802.3 standard.
- 8. After the packet is successfully transmitted, TMAC notifies output control of the successful transmission. Output control then returns the packet to buffer pool.

3. Interface Descriptions

BUFFER MEMORY (SDRAM) INTERFACE AND TABLE (SSRAM) INTERFACE

VT6516 provides a 64-bit SDRAM/SGRAM interface for packet buffering and a 32-bit synchronous SRAM (SSRAM) interface for maintaining address table and various link lists. VT6516 uses SDRAM as packet buffers. Each packet buffer is a 1536-byte contiguous memory block in SDRAM, and corresponds to a 12-byte link node data structure in SSRAM. Except the first 128 link nodes, each link node can be part of an output queue, a free buffer link list, or held in input or output control. The first 128 link nodes are divided into 16 groups, each pre-assigned to a specific input control, and bit-mapped inside buffer control for faster allocate/free operation and reduce SSRAM usage.

Initially, each input port control would request one packet buffer from its private buffer pool. Each time when a packet buffer is consumed by an incoming packet, the input port control will request another packet buffer to prepare for next packet. The common shared packet memory will be allocated only when there's no free permanent packet memory for that port. See Figure 3-4.






Figure 3-3

Following as the listing and figure 3-6 is the algorithm of initialization procedures for 2 bank free list of SDRAM.

For 16 Mbit SDRAM as following,

- -- Bank0 free link list:
 - 128, 129, 131, 134, 136, 137, 139, 142, 144, 145, 147, 150, 152, 153, 155, 158, 160,...
- -- Bank1 free link list:
 - 130, 132, 133, 135, 138, 140, 141, 143, 146, 148, 149, 151, 154, 156, 157, 159, 162, 164, ...

For 64 Mbit SDRAM as following,

- -- Bank0 free link list:
- 128, 129, 130, 134, 135, 139, 140, 141, 144, 145, 146, 150, 151, 155, 156, 157, 160, ...
- --Bank1 free link list:
 - 131, 132, 133, 136, 137, 138, 142, 143, 147, 148, 149, 152, 153, 154, 158, 159, 163, ...

Figure 3-6: Algorithm of Initialization of Free Link Lists.

```
#define SRAM_ADDR_REG0 0x2001
#define SRAM_ADDR_REG1 0x2002
#define SRAM_ADDR_REG2 0x2003
#define SRAM_DATA_REG0 0x2004
#define SRAM_DATA_REG1 0x2005
#define SRAM_DATA_REG2 0x2006
#define SRAM DATA REG3 0x2007
#define SRAM_CMD_REG 0x2008
#define SRAM_STATUS_REG 0x2009
#define SRAM_ACCESS_IDLE 0x01
#define NULL PTR
                          0x7FFFF
void writeLinkEntry(int entryID, int nextID)
 reg_byte_write (SRAM_ADDR_REG0, entryID*3 & 0x0FF);
 reg_byte_cont_write (((entryID*3) >> 8) & 0x0FF);
 reg_byte_cont_write (((entryID*3) >> 16) & 0x0FF);
```




```
reg_byte_cont_write (nextID & 0x0FF); // data bits [7:0] reg_byte_cont_write ((nextID >> 8) & 0x0FF); // data bits [15:8]
 reg_byte_cont_write ((nextID >> 16) & 0x0FF); // data bits [23:16]
 reg_byte_cont_write (0); // data bits [31:24]
 reg_byte_cont_write (0x02); // SRAM-write command
 while (reg_byte_read(SRAM_STATUS_REG) != SRAM_ACCESS_IDLE) {}
void initFreeList16Mb(int maxLinkEntryNo)
{ // note: for 16Mb SDRAM,
       Bank0 free list head pointer = 128
       Bank1 free list head pointer = 130
  int k; // k: current free entry id
  int b0, b1; // b0, b1: bank0/1 free list head entry id
  for(b0=b1= NULL_PTR, k= maxLinkEntryNo; k <=128; k--)
    if (((k * 3) % 8) < 4)
        { writeLinkEntry(b0,k); b0=k;}
    else { writeLinkEntry(b1,k); b1=k;}
void initFreeList64Mb(int maxLinkEntryNo)
{ // note: for 64Mb SDRAM,
        Bank0 free list head pointer = 128
        Bank1 free list head pointer = 131
  int k; // k: current free entry id
  int b0, b1; // b0, b1: bank0/1 free list head entry id
  for(b0=b1= NULL_PTR, k= maxLinkEntryNo; k <=128; k--)
    if (((k * 3) % 16) < 8)
        { writeLinkEntry(b0,k); b0=k;}
    else { writeLinkEntry(b1,k); b1=k;}
```



3.1.1 SDRAM interface

All frames received by the VT6516 will be stored into a common frame buffer memory, SDRAM. The SDRAM contains the packet buffers, each buffer is a 1536 (1.5K) bytes memory block. Each block is associated to an entry in link table in SRAM. The link entry includes a field (19 bits to support 512 MB) to point to next link entry. The figure 3-2 is buffer link list structure.

In order to provide the cost effective DRAM buffers, user can connect the 32 bits data SGRAM with VT6516 switch, there are two external buffer device using two double bank 128Kbits by 32 required. The following figure shows the minimum configuration of buffer memory and link/address memory. Note that the SGRAM physical memory hole is to accommodate the forwarding table into the SRAM link list hole.





The detail initial step of VT6516 as following,

- 1. Forwarding table base = 683 * 3
- 2. SDRAM type equal to 16M bit
- 3. END0-3 = 2 (16MB)
- 4. Free list of SRAM have to be constructed by release public node in the sequence of buffers with blocks number

10922, 10911, ...10240, 681, 680, 128

Note: The buffers numbered 682 to 10239 are located in the buffer memory hole, those buffers will be not put into the free list.

5. Free Memory count equal to 1364

Otherwise like this minimum configuration, the entries support for difference SRAM size using normal Address table followed by free-list, the following table show the address entries support

Buffers	32*32 SSRAM	64*32	64*64
2MB	8K entries	8K~16K	8K~64K
4MB	8K entries	8K~16K	8K~64K



3.1.2 SRAM interface

The feature 3-1 is SSRAM structure map, the SSRAM contains the forwarding address entries, SDRAM buffers link list and permanent buffers table.




Figure 3-1 SRAM

95	65	64	59	58	57	55	54	52	51	50	47	46	36	35	19	18	0
rese	rved	VLA	N ID	VLAN tage flag		me type	prio	ority	frame type		ırce t ID	packet coul			ort ask		ter to entry
															ports . cpu		

Figure 3-2 Free buffer link structure

Table 1-0 Free buffer link structure

bit 18-0	Next entry pointer
bit 35-19	port mask (bit[16]: CPU port + bit[15:0]: Ethernet ports 0~15)
bit 46-36	Packet byte count
bit 50-47	Source port ID
bit 51	Frame type Reserved (zero)
Bit 54-52	Priority
Bit 57-55	Frame tag type Reserved (zero)
bit 58	VLAN tag flag Reserved (zero)
bit 64-59	VLAN ID
bit 95-65	reserved for future

95	64	63	58	57	56	55	5453	37	36 0
reserved		VLAN	ID	VLAN tage flag	static/dynamic flag	age		port mask	bit-47:11 MAC address
								6 ports +1 cpu	fixed, even for key length = 11~15

Figure 3-5 The Address table entries structure +

The address table structure as figure 3-5, The address table entries contains the MAC address information from bit 11 to bit 47, others bits 0~10 or bits 0~14 (2K~32K) as the address entries hashing index, the total address entries of device assigned by the HASH_BITS(1400H).

Initialization procedures include to set forwarding address table control in normal mode and to invalidate all forwarding table entries by setting the age-count field as 0. Configure port mask register (USER_PM) for broadcast MAC address. Configure port mask and MAC address pairs that allow any static MAC to port mask mapping.

Forwarding table entry has 96 bits, defined as follows:

Table 1-1	Address	table	structure
------------------	---------	-------	-----------

bit 36-0	High bits (bit 47-11) of MAC address
bit 53-37	port mask (bit[16]: CPU port + bit[15:0]: Ethernet ports 0~15)
bit 55-54	age count
bit 56	Static flag (0: dynamic entry, 1: static entry that can not be updated)
bit 57	VLAN tag flag Reserved (zero)
bit 63-58	VLAN ID
bit 95-64	Reserved for future

And following is the algorithm for the initial the address entries;

```
#define SRAM_ADDR_REG0 0x2001
#define SRAM_ADDR_REG1 0x2002
#define SRAM_ADDR_REG2 0x2003
#define SRAM_DATA_REG0 0x2004
#define SRAM_DATA_REG1 0x2005
#define SRAM_DATA_REG2 0x2006
#define SRAM_DATA_REG3 0x2007
#define SRAM_CMD_REG 0x2008
#define SRAM_STATUS_REG 0x2009
#define SRAM_ACCESS_IDLE 0x01
void invalidateForwardEntry(int entryID)
{ // the entryID is starting from maxLinkEntryID with width of 96 bits
 reg_byte_write (SRAM_ADDR_REG0, (entryID*3+1) & 0x0FF);
 reg_byte_cont_write (((entryID*3+1) >> 8) & 0x0FF);
 reg_byte_cont_write (((entryID*3+1) >> 16) & 0x0FF);
 reg_byte_cont_write (nextID & 0x0FF); entry bits [32]
 reg_byte_cont_write ((nextID >> 8) & 0x0FF);
 reg_byte_cont_write ((nextID >> 16) & 0x0FF);
 reg_byte_cont_write ((nextID >> 16) & 0x0FF);
 reg_byte_cont_write (0x02); // SRAM-write command
 while (reg_byte_read(SRAM_STATUS_REG) != SRAM_ACCESS_IDLE) {}
```

3.1.3 CPU interface

The VT6516 support one ISA-like CPU interface, this CPU interface can cooperate with one simple microprocessor like 8031 or 8051. The CPU will access the switch control and status register to perform initialization and configurations. By the CPU interface, the frames of CPU port can be read/written from/into the buffer. The CPU interface can also be used to access the internal registers. The CPU interface also used to access the external PHY devices through the PHY control module.

The CPU firmware will perform following tasks,

- Read the configuration from switch register or from the EEPROM contains
- Initialize the switch followed by the configuration, those task including
 - * DRAM initialization
 - * SRAM initialization and link list construction
 - * Program for each network ports for users manual setting or read the auto-negotiation result
- start switch to receive frames and forward frames
- decrease the learning address aging count
- polling the network port change event and change the switch MAC negotiation mode.



- Receiving the STP defined BPDU packets
- Blocking or re-start port due to STP
- Access the network management counter of each port

For a management switch the CPU also perform the management function like receiving and transmitting the SNMP frame.



3.1.4 Network interface

The VT6516 directly connect to 16 port RMII PHY or 12 port MII PHY device which compliant with IEEE standard (Please see IEEE 802.3u Fast Ethernet standard). Each Fast Ethernet port has following characteristics:

- Capable of supporting both 10MBps and 100MBps data rates in half and full duplex modes.
- Provide a simple management interface (SMI) for port status
- Perform all functions of the IEEE 802.3 protocol such as frame formatting, frame stripping, collision handling, deferred, etc.
- Adjustable preamble ,SFD and inter frame gap (IFG).
- IEEE 802.3X flow control supported
- IEEE 802.1D spanning tree protocol support, and all port state of listen and block configurable

3.1.4.1 RMII interface

The VT6516 communicates with the external 10/100M Ethernet transceiver through the reduced MII (RMII) interface. The signals of RMII interface are described in Table-3-1

Name Type Description

CRSDV I Carrier sense and Data valid

RXD[0-1] I Receive data bit 0 to 1, data rate with 50MHz

TXEN O Transmit Enable

TXD[0-1] O Transmit Data bit 0 to

Table 3-1 RMII interface signals

Figure 3-1 RMII timing diagram

(omitted)



3.1.4.2 MII interface

The VT6516 communicates with the external 10/100M Ethernet transceiver through standard MII interface, in this mode the VT6516 became 12 ports MII port due to the MII signal multiplexed with RMII signal. But the ports number of internal remained as 16 ports. The signals of MII interface are described in Table-3-2:

Name Description Type TCLK Ι Transmit Clock 0 TXD[3:0] Transmit Data for. O **TXEN** Transmit COL Ι **Collision Detected** CRS Ι Carrier Sense Ι RXD[3:0] **Receive Data Receive Clock RCLK** Ι **RXDV** Ι **Receive Data**

Table 3-2 MII interface signals

Figure 3-2 MII timing diagram

(omitted)

3.1.4.3 Flow control

Under full-duplex mode operation, if the buffer utilization of whole switch has exceeded the upper threshold and the permanent buffer has been used up, a pause frame with a pause time interval will be send to the sending port to stop it from sending new frame. If register- FMFCT not enable at this switch, the public buffer will used until no more buffers. Then further incoming frames will be dropped. The unit in pause time field of the flow control frame is slot time (512 bits).

The max possible waiting time should be the max packet memory size divided by lowest port speed, for example if 512MB is the max packet buffer size and 10Mb is the lowest speed, the 512M * 8 bits * 100ns = 409.6 seconds (8M slot time) is the max possible waiting time. The congestion factor is the max possible waiting time at current link load. The pause timer value is half of the max possible waiting time. If it is greater than the feasible max pause time, use all 1's in pause time value.

If the utilization of the public buffer of the switch drops below the lower threshold, a pause-frame with minimum frame interval of 0 will be sent to the linking ports the enable new frame transmission.

Under half duplex operation, if the buffer utilization of whole switch has exceeded the upper threshold and the permanent buffer has been used up, the port will perform back-pressure based flow control by sending a jam pattern on each incoming frame. If backpressure flow control of the port is not enable, the frame will be dropped. The flow control pause time is calculated by maintained the configuration of port speed of each port and the buffer size. With input of the free memory block count and congestion factor, it determines flow control on or off on an output port. If flow control is on, any new queue request from a input port to this output port will trigger a flow control frame sent to that request port by the output MAC that is notified by the packet flow control unit.

Preliminary VT6516 Datarsheet

The flow control activity is triggered when the buffer utilization exceeds certain thresholds specified by the dedicated register FMFCT, Register- FMFCT is used to specify the upper and lower thresholds of reserved buffer slot for whole switch.

3.1.4.4 SMI interface

The VT6516 communicates with the external 10/100M PHY and access the PHY register through MDC, MDIO

3.1.4.5 Auto negotiation

The VT6516 communicates with the external 10/100M PHY and access the PHY register through MDC, MDIO

3.1.5 Serial EEPROM interface



4. FUNCTIONAL DESCRIPTION

4.1 Packet Reception and Address recognition

When VT6516 received frames from network, the input control module will receive packet from input MAC module, then get the output port mask from forwarding table control module, request packet buffer from buffer control, write packet from input FIFO to packet buffer scheduled by scheduler module, queue packet to the output queue through queue control module. And update the forwarding table by the source address of the received good packet.

Usually the source MAC address will be learned and stored to forwarding table. If VLAN is configured by user, the frame tag type and VLAN ID will also be learned. The source MAC address bit 47~11 and VLAN ID will be record in the forwarding table entry indexed by source MAC address bit 10~0 or 14~0.

The on chip multicast forwarding configuration registers mainly are for well-known addresses which are listened by CPU. External multicast addresses are for dynamically assigned. Also some static Mac addresses/port mask registers can be configured by CPU, these addresses will also be checked before look up the forward table.

4.2 Packet Forwarding and VLAN

The VT6516's queue control maintains all head and tail pointers for all output ports. Accept the request to queue and dequeue packets from input and output control.

Both queue and dequeue operations take only 1 SRAM access (3 words = 96 bits), because the tail node is stored in the internal register of the queue control

Usually, queue and dequeue operations to a specific output queue can be performed simultaneously. However, mutual exclusion is applied while only one node in this queue

Each port will maintain a packet counter, it increments when packet gets queued through the tail pointer, it decrements when packet de-queued through head pointer. The congestion factor is the queued packet count divided by port media speed. The congestion factor will be used for flow control and multicast, congestion factor should be roughly equal to the time it takes to transmit all the queued packets.

For multicast packet, based on congestion factor, the least congested output port will be queued first. The output control will queue the packet to next least congested output port when it is transmitted, the CPU port will always be last port to be transmitted if the corresponding CPU bit is set in the port mask.

The port speed will be used for cut through forwarding decision. If the packet length is 7ff, it implies the input control try to cut through, queue control will accept or reject by looking whether the input port speed is equal to the output port speed and the output don't have queued packets and any pending transmission. The faster output port (than input port speed) and CPU port is not able to cut through

Broadcast packet, multicast and look up miss packet will forward(multicast) to those ports which is configured by software, but default(dump switching hub) will be all ports(or all ports in that VLAN if VLAN is implemented) except CPU port. Broadcast, multicast packet will check the on chip broadcast forwarding configuration registers and multicast forwarding configuration registers first, if multicast address not match any of the multicast forwarding configuration registers then it will look up the external SRAM forwarding table.



When request transfer to or from SDRAM through scheduler, the input control need to derive each burst starting address to bank0 or bank1 information for scheduler to utilize SDRAM bandwidth efficiently. When input FIFO is filled to 12x64 or page boundary or end of frame, the input port control will request DRAM access to write packet. Input FIFO size is 64 bits by 24.

After receiving the grant of queueing (cut-through or store-and-forward), even the bad packet has to be forwarded.

While cut-through, the input control will request the grant of cut-through counter bus for passing the cut through packet count from input port to output port as the whole packet has received.

4.2.1 Cross VLAN Server Port support

The VT6516 support Cross VLAN server port configuration, the following illation show the sample of server ports configuration by set the register of server port mask(14A0H~14A1H), and server ports only enable after the VLAN enabled. The multicast or broadcast frames received from one VLAN group will forward to any server ports and only forward to the ports with same VID.

4.3 Network Management Features

Flow control

The flow control activity is triggered when the buffer utilization exceeds certain thresholds specified by the dedicated register XXXX, Register-XXXX is used to specify the upper and lower thresholds of reserved buffer slot for whole switch.

Under full-duplex mode operation, if the buffer utilization of whole switch has exceeded the upper threshold and the permanent buffer has been used up, a flow control with a predefined pause time value will be sent to the source port to stop the input traffic. If flow control mechanism is not enabled, the public buffer will exhausted so that the further incoming frames will be dropped.

Under half duplex operation, if the buffer utilization of whole switch has exceeded the upper threshold and the permanent buffer has been used up, the port will perform back-pressure based flow control by sending a jam pattern on each incoming frame. If backpressure flow control of the port is not enable, the frame will be dropped.

Sniffer port

The VT6516 support sniffer function for user to monitor the network traffic. The Sniffer port enable can be set for any individual port of sixteen ports. And each sniffer port can set to monitor the traffic coming from any others fifteen port(monitor port). Any packets sent to the monitor ports or transmitted out of monitor port will be forwarded to sniffer port.

Spanning tree support

The VT6516 support the spanning tree protocol (STP). When spanning tree protocol support is enabled, frames from the CPU port having a DA value equal to reserved Bridge Management Group Address for BPDU will be forwarded to the port specified by the CPU. Frames from other port with a DA equal to reserved Bridge Management Group Address for BPDU will be forwarded to the CPU port.

Preliminary VT6516 Datarsheet



Every port of the VT6516 can be set to block and listen mode through the CPU interface. In the mode, incoming frames with DA value equal to the reserved Group address for BPDU will be forward to CPU port and other incoming frames with other DA value will be dropped. Outgoing frames with any DA value will be filtered expect DA equal to BPDU.



SECTION II REGISTER MAP

1. REGISTER TABLES

The VT6516 incorporates the required command/status registers and various counters for management purposes. Although the default values of the control registers are predefined in the usual way, there is still a requirement for CPU intervention. All registers are defined as 8 bits so that long registers have to be divided into pieces of 8 bits with the Little-Endian principle, i.e. the lower byte in the lower address. There are only eight registers that are directly accessible for CPU, called the CPU interface registers. They are located with memory mapping in the range of 8000H ~ 8007H for the microprocessor 8031 in the evaluation board. The other registers are called the internal registers that are referenced indirectly by the 16-bit address register with offset 02H ~ 03H in the CPU interface address table. While the 16-bit address register is set to reference to the specific 8-bit internal register, the following read or write operation to the 8-bit data register with offset 01H in the CPU interface address table will cause the specified internal register to be read or written indirectly. Besides, the address register will increase by one automatically to facilitate the successive read/write operation. If the internal register is of size less than 8 bits, the value 0's is always returned for the vacant register space and any write operations to them take no effect.

2 CPU INTERFACE REGISTERS MAP

*Note: register table base = 8000H for the evaluation board.

Description	Type	Offset	Function
Packet Data Register	R/W	0H	According to the strapping mode of packet
[15:0]			read/write data bus, two types are defined for 8-
			bit and 16-bit data bus, respectively. For 8-bit
			CPU, only the low byte of the Packet Data
			Register is used for packet read/write. For 16-bit
			CPU, the whole 16-bit Packet Data Register is
			used for packet read/write.
Data Register [7:0]	R/W	1H	The read or write operation to the 8-bit data
			register will cause the specified internal register
			(referenced by the Address Register) to be read
			or written indirectly.
			Besides, after the read/write operation, the
			Address Register will increase by one
			automatically to facilitate the successive
			read/write operation.
Address Register [7:0]	R/W	2H	The low-byte address register for the reference to
			an internal register with 16-bit address.
Address Register [15:8]	R/W	3H	The high-byte address register for the reference
			to an internal register.
TEST Register 0 [7:0]	W/O	4H	see the description in TEST Register 3
TEST Register 1 [7:0]	W/O	5H	see the description in TEST Register 3
TEST Register 2 [7:0]	W/O	6H	see the description in TEST Register 3
TEST Register 3 [7:0]	W/O	7H	



3 SWITCH INTERNAL REGISTERS MAP

			T 7 1	
			Value	W
SDRAM				
SDRAM TYPE	SDRAMTYPE	[0]	0	R/
				W
CAS Latency	CL	[1:0]	2	R/
				W
SDRAM Operation Mode	RSDM	[3:0]	5	R/
				W
DIM-Bank () Ending Address	END0A	[4:0]	0	R/
				W
DIM-Bank 1 Ending Address	END1A	[4:0]	0	R/
	EN ID O A	F 4 . 0.7	0	W
DIM-Bank 2 Ending Address	END2A	[4:0]	0	R/
DIM Dools 2 Ending Address	ENDOA	F 4 . O.7		W
DIM-Bank 3 Ending Address	END3A	[4:0]	0	R/
	CDDAM DD C	[0.0]	0	W
9		[2:0]	U	R/
•	_	FO1	0	W
SDRAM Bank Interleaving Disable	BK_IL_DIS	[U]	U	R/ W
CD A M			<u> </u>	VV
	CDAM DEAD II D	[0]	0	D/
SKAIN Read Command Interfeave Disable	IS	[U]	0	R/ W
0 1			<u> </u>	VV
	EMECT	F10.0	0	D /
Tree Memory Flow Control Threshold register	FMFC1	[18:0	U	R/
Cot Thursday Fuelds	CUT TUDOU	[0]	0	W
Cut Inrough Enable	-	[U]	U	R/ W
CPIT Port Speed Configuration		[2,0]	0	R/
er er ort speed configuration		[2:0]	U	W
Congestion Factor of Output Port 0		[25:0	0	R/O
Congestion Factor of Output Port of		1	U	100
Congostion Factor of Output Port 1		[25·0	0	R/O
Congestion Factor of Output Port 1		1	U	K/O
Congestion Factor of Output Port 2		[25:0	0	R/O
Congestion Factor of Output Fort 2		լ∠ <i>3.</i> Մ		K/U
Congestion Factor of Output Port 2		[25·0	0	R/O
Congestion Factor of Output Fort 3		լ∠ <i>3.</i> Մ		K/U
Congestion Factor of Output Port 4		1 [25·0	0	R/O
Congestion Factor of Output Fort 4	T4	լ∠ <i>3.</i> Մ		K/U
	SDRAM Operation Mode DIM-Bank 0 Ending Address DIM-Bank 1 Ending Address DIM-Bank 2 Ending Address DIM-Bank 3 Ending Address DIM-Bank 1 Ending Address DIM-Bank 2 Ending Address DIM-Bank 2 Ending Address DIM-Bank 2 Ending Address DIM-Bank 2 Ending Address DIM-Bank 1 Ending Address DIM-Bank 1 Ending Address DIM-Bank 2 Ending Address DIM-Bank 1 Ending Address DIM-Bank 1 Ending Address DIM-Bank 2 Ending Address DIM-Bank 2 Ending Address DIM-Bank 2 Ending Address DIM-Bank 1 Ending Address DIM-Bank 1 Ending Address DIM-Bank 2 Ending Addre	SDRAM Operation Mode RSDM DIM-Bank 0 Ending Address END0A DIM-Bank 1 Ending Address END1A DIM-Bank 2 Ending Address END2A DIM-Bank 3 Ending Address END3A SDRAM Command Drive Strength Configure SDRAM Bank Interleaving Disable SRAM SRAM Read Command Interleave Disable SRAM SRAM Read Command Interleave Disable Cut Through Enable CPU Port Speed Configuration CPU_SPD_CF G Congestion Factor of Output Port 0 Congestion Factor of Output Port 1 Congestion Factor of Output Port 2 Congestion Factor of Output Port 3 CONGEST_FC T2 Congestion Factor of Output Port 3 CONGEST_FC T2 Congestion Factor of Output Port 3 CONGEST_FC T3	SDRAM Operation Mode RSDM [3:0] DIM-Bank 0 Ending Address END0A [4:0] DIM-Bank 1 Ending Address END1A [4:0] DIM-Bank 2 Ending Address END2A [4:0] DIM-Bank 3 Ending Address END3A [4:0] SDRAM Command Drive Strength Configure SDRAM Bank Interleaving Disable SRAM SRAM Read Command Interleave Disable SRAM SRAM Read Command Interleave Disable Cut_Through Enable Cut_Through Enable Cut_Through Enable Cut_Through Enable Cut_Through Enable Cut_Through Enable Cut_SPD_CF G Congestion Factor of Output Port 0 Congestion Factor of Output Port 1 Congestion Factor of Output Port 2 Congestion Factor of Output Port 3 Congest_FC [25:0] Congestion Factor of Output Port 3 Congest_FC [25:0] Congestion Factor of Output Port 3	SDRAM Operation Mode RSDM [3:0] 5 DIM-Bank 0 Ending Address END0A END1A [4:0] 0 DIM-Bank 1 Ending Address END1A END2A [4:0] 0 DIM-Bank 2 Ending Address END2A [4:0] 0 DIM-Bank 3 Ending Address END3A [4:0] 0 SDRAM Command Drive Strength Configure SDRAM_DR_C SDRAM_DR_C [2:0] 0 FG BK_IL_DIS [0] 0 SRAM SRAM Read Command Interleave Disable SRAM_READ_IL_D [0] 0 SRAM Cut Through Enable CUT_THROU GH_EN CPU_SPD_CF G Congestion Factor of Output Port 0 CONGEST_FC T0 Congestion Factor of Output Port 2 Congestion Factor of Output Port 3 CONGEST_FC [25:0] 0 T1 Congestion Factor of Output Port 3 CONGEST_FC [25:0] 0 T2 CONGEST_FC [25:0] 0 T3



24-27H	Congestion Factor of Output Port 5	CONGEST_FC T5	[25:0	0	R/O
28-2BH	Congestion Factor of Output Port 6	CONGEST_FC T6	[25:0]	0	R/O
2C-2FH	Congestion Factor of Output Port 7	CONGEST_FC T7	[25:0]	0	R/O
30-33H	Congestion Factor of Output Port 8	CONGEST_FC T8	[25:0]	0	R/O
34-37H	Congestion Factor of Output Port 9	CONGEST_FC T9	[25:0]	0	R/O
38-3BH	Congestion Factor of Output Port 10	CONGEST_FC T10	[25:0]	0	R/O
3C-3FH	Congestion Factor of Output Port 11	CONGEST_FC T11	[25:0]	0	R/O
40-43H	Congestion Factor of Output Port 12	CONGEST_FC T12	[25:0]	0	R/O
44-47H	Congestion Factor of Output Port 13	CONGEST_FC T13	[25:0]	0	R/O
48-4BH	Congestion Factor of Output Port 14	CONGEST_FC T14	[25:0]	0	R/O
4C-4FH	Congestion Factor of Output Port 15	CONGEST_FC T15	[25:0]	0	R/O
50-53H	Congestion Factor of Output Port 16 (CPU port)	CONGEST_FC T16	[25:0]	0	R/O
1000H	Buffer control			•	
00-02H	Bank 0 Free Pointer	FREE0_PT	[18:0		R/O
03-05H	Bank 1 Free Pointer	FREE1_PT	[18:0]		R/O
06-08H	Free Memory Block Count	FREEMCNT	[18:0]		R/ W
09Н	CLEAR All Free Pointers (reset the free buffer pointers according to the SDRAM TYPE)	CFP	[0]		W/ O
10H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 0		_	0	R/O
11H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 1			0	R/O
12H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 2		_	0	R/O
13H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 3 PRIVATE MEMORY ALLOCATION BIT MASK for			0	R/O
14H 15H	PORT 4 PRIVATE MEMORY ALLOCATION BIT MASK for			0	R/O R/O
15H 16H	PORT 5 PRIVATE MEMORY ALLOCATION BIT MASK for			0	R/O
	PORT 6				
17H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 7	PORT7_MASK	[7:0]	0	R/O



	<u> </u>				
18H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 8	PORT8_MASK	[7:0]	0	R/O
19H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 9	PORT9_MASK	[7:0]	0	R/O
1AH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 10	PORT10_MAS K	[7:0]	0	R/O
1BH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 11	PORT11_MAS K	[7:0]	0	R/O
1CH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 12	PORT12_MAS K	[7:0]	0	R/O
1DH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 13	PORT13_MAS K	[7:0]	0	R/O
1EH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 14	PORT14_MAS K	[7:0]	0	R/O
1FH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 15	PORT15_MAS K	[7:0]	0	R/O
1400H	Forwarding table control			•	•
00H	bits of MAC address used as index for forwarding table	HASH_BITS	[2:0]	0	R/ W
01-03H	starting SRAM address register for forwarding table base	TBL_BASE	[18:0	0	R/ W
04H	user configured forwarding mode	FWD_MODE	[1:0]	0	R/ W
05-07H	user configured port mask	USER_PM	[16:0]	0	R/ W
08-09H	port mask for packets sent by CPU	CPU_PM	[15:0]	0	R/ W
0AH	CPU port related forwarding configuration.	CPU_FWD_CF G	[2:0]	0	R/ W
0BH	port id of sniffer port.	SNIFFER_PID	[3:0]	0	R/ W
0С-0ЕН	monitor port mask	MONITOR_PM	[16:0]	0	R/ W
10H	high byte [14:8] of the MAC hash address to be aged	AGE_MAC	[6:0]	0	R/ W
11H	low byte [7:0] of the MAC hash address to be aged.	AGE_MAC	[7:0]	0	R/ W
12H	aging status	AGING_STAT US	[0]	0	R/O
20H	spanning tree state for PORT 0	PORT0_STP_S TATE	[1:0]	0	R/ W
21H	spanning tree state for PORT 1	PORT1_STP_S TATE	[1:0]	0	R/ W
22H	spanning tree state for PORT 2	PORT2_STP_S TATE	[1:0]	0	R/ W
23H	spanning tree state for PORT 3	PORT3_STP_S TATE	[1:0]	0	R/ W

24H	spanning tree state for PORT 4	PORT4_STP_S TATE	[1:0]	0	R/ W
25H	spanning tree state for PORT 5	PORT5_STP_S	[1:0]	0	R/
2611	DODE (TATE	[1.0]	0	W
26H	spanning tree state for PORT 6	PORT6_STP_S TATE	[1:0]	0	R/ W
27H	spanning tree state for PORT 7	PORT7_STP_S	[1:0]	0	R/
28H	spanning tree state for PORT 8	TATE PORT8_STP_S	[1:0]	0	W R/
2011	spanning tree state for FORT 8	TATE	[1.0]		W
29H	spanning tree state for PORT 9	PORT9_STP_S	[1:0]	0	R/
2AH	spanning tree state for PORT 10	TATE PORT10_STP_	[1:0]	0	W R/
∠ АП	spanning tree state for FORT TO	STATE	[1.0]	0	W
2BH	spanning tree state for PORT 11	PORT11_STP_	[1:0]	0	R/
a crr	C DODE 10	STATE	54.03		W
2CH	spanning tree state for PORT 12	PORT12_STP_ STATE	[1:0]	0	R/ W
2DH	spanning tree state for PORT 13	PORT13_STP_	[1:0]	0	R/
	1 0	STATE			W
2EH	spanning tree state for PORT 14	PORT14_STP_	[1:0]	0	R/
2FH	spanning tree state for PORT 15	STATE PORT15_STP_	[1:0]	0	W R/
2111	spanning tree state for FORF 13	STATE	[1.0]		W
80H	port 0 VLAN ID	PORT0_VID	[5:0]	0	R/
82H	port 1 VLAN ID	PORT1_VID	[5:0]	0	W R/
0211	port I VL/IIV ID	TOKTI_VID	[5.0]		W
84H	port 2 VLAN ID	PORT2_VID	[5:0]	0	R/
0611	nort 2 VI AN ID	DODT2 VID	[5,0]	0	W D/
86H	port 3 VLAN ID	PORT3_VID	[5:0]	U	R/ W
88H	port 4 VLAN ID	PORT4_VID	[5:0]	0	R/
0.1.77		20222112	55.03		W
8AH	port 5 VLAN ID	PORT5_VID	[5:0]	0	R/ W
8CH	port 6 VLAN ID	PORT6_VID	[5:0]	0	R/
		_			W
8EH	port 7 VLAN ID	PORT7_VID	[5:0]	0	R/
90H	port 8 VLAN ID	PORT8_VID	[5:0]	0	W R/
	Port o , Dan , ID				W
92H	port 9 VLAN ID	PORT9_VID	[5:0]	0	R/
0.477	port 10 VLAN ID	PORT10_VID	[5:0]	0	W
94H	Inorf III VI AN III	IP()R I III VIII	11 2 .1 .1	1(1)	R/

96H	port 11 VLAN ID	PORT11_VID	[5:0]	0	R/ W
98H	port 12 VLAN ID	PORT12_VID	[5:0]	0	R/ W
9AH	port 13 VLAN ID	PORT13_VID	[5:0]	0	R/ W
9СН	port 14 VLAN ID	PORT14_VID	[5:0]	0	R/ W
9EH	port 15 VLAN ID	PORT15_VID	[5:0]	0	R/ W
A0-A1H	Server port mask	SRV_PM	[15:0	0	R/ W
A2H	VLAN related forwarding configuration	VLAN_FWD_C FG	[0]	0	R/ W
1800H	PHY control				1
00H	PHY ID	PHYID	[3:0]	0	W/ O
01H	PHY register address	PHY_REG_AD DR	[4:0]	0	W/ O
02-03H	PHY data register	PHYDATA	[15:0		R/ W
04H	PHY command register	PHYCMD	[0]		W/ O
05H	PHY status register	PHYSTS	[1:0]	0	R/O
10H	PORT0 PHY Device Address	PORT0_PHY_ ADDR	[4:0]	0	R/ W
11H	PORT1 PHY Device Address		[4:0]	0	R/ W
12H	PORT2 PHY Device Address		[4:0]	0	R/ W
13H	PORT3 PHY Device Address	PORT3_PHY_ ADDR	[4:0]	0	R/ W
14H	PORT4 PHY Device Address	PORT4_PHY_ ADDR	[4:0]	0	R/ W
15H	PORT5 PHY Device Address	PORT5_PHY_ ADDR	[4:0]	0	R/ W
16H	PORT6 PHY Device Address		[4:0]	0	R/ W
17H	PORT7 PHY Device Address	PORT7_PHY_ ADDR	[4:0]	0	R/ W
18H	PORT8 PHY Device Address	PORT8_PHY_ ADDR	[4:0]	0	R/ W
19H	PORT9 PHY Device Address		[4:0]	0	R/ W
1AH	PORT10 PHY Device Address	PORT10_PHY_ ADDR	[4:0]	0	R/ W

	<u> </u>				
1BH	PORT11 PHY Device Address	PORT11_PHY_ ADDR	[4:0]	0	R/ W
1CH	PORT12 PHY Device Address	PORT12_PHY_ ADDR	[4:0]	0	R/ W
1DH	PORT13 PHY Device Address	PORT13_PHY_ ADDR	[4:0]	0	R/ W
1EH	PORT14 PHY Device Address	PORT14_PHY_ ADDR	[4:0]	0	R/ W
1FH	PORT15 PHY Device Address	PORT15_PHY_ ADDR	[4:0]	0	R/ W
1C00H	EEPROM control	ADDR			**
00H	EEPROM word address	EEWDADDR	[7:0]		W/ O
01H	EEPROM data	EEDATA	[7:0]		R/ W
02H	EEPROM device address	EEDEVADDR	[7:0]		W/ O
03H	EEPROM status register	EESTS	[2:0]		R/O
2000H	CPU interface	LLSTS	[2.0]		100
00H	interrupt status register	IRQSTS	[3:0]	0	R/ W
01H-03H	SRAM address register	SRAMADDR	[18:0		R/ W
04H-07H	SRAM data register	SRAMDATA	[31:0		R/ W
08H	SRAM command register	SRAMCMD	[1:0]		R/ W
09H	SRAM status register	SRAMSTS	[1:0]	0	R/O
10H-13H	SDRAM address register	SDRAMADDR	L ' - 1		R/ W
14H-1BH	SDRAM data register	SDRAMDATA	[63:0]		R/ W
1CH	SDRAM command register	SDRAMCMD	[1:0]		R/ W
1DH	SDRAM status register	SDRAMSTS	[1:0]	0	R/O
20H	Write packet command	WR_PKT_CM D	[2:0]		W/ O
21H	Packet Abort	ERR_ABORT	[0]		W/ O
30H	bits [47:40] of switch base MAC address [47:0]	SWITCH_MA C_BASE	[7:0]	0	R/ W
31H	bits [39:32] of switch base MAC address [47:0]		[7:0]	0	R/ W
32H	bits [31:24] of switch base MAC address [47:0]	_	[7:0]	0	R/ W



33H bits [23:16] of switch base MAC address C_BASE (47:0) 0 0 0 0 0 0 0 0 0							
34H bits [15:8] of switch base MAC address [47:0] 0 C BASE 47:0] 0 C BASE 17:4] of switch base MAC address 17:4] of switch base MAC address 18 17:4] of switch base MAC address 18 17:4] of control mask register 18 18 18 18 19 19 19 19	33H			[7:0]	0	R/ W	
147:0	34H		_	[7:0]	0	R/	
SH bits [7:4] of switch base MAC address [47:0] C_BASE 40H interrupt mask register IRQSTS_MAS 50H CPU Soft Reset for the whole switch chip reset ESET 51H Revision Control Register REVISION_CT 10H Configurable preamble bytes PREAM_CFG 10H Configurable frame gap in di bits for 1st interval 102H Backoff configuration BOFFCFG 10H IO port enable IO_CFG 10H IO_CFG IO_IO 10H IO port enable IO_CFG 10H IO_			<u> </u>	[]		W	
[47:0] C_BASE (3:0] 4'b111	35H		SWITCH_MA	[7:4]	0	R/	
SOH			C_BASE			W	
CPU Soft Reset for the whole switch chip CPU_SOFT_R [0] 1 1 1	40H	interrupt mask register	IRQSTS_MAS	[3:0]	4'b1111	R/	
Teset			K			W	
S1H	50H	CPU Soft Reset for the whole switch chip		[0]	1	R/	
L						W	
OOH	51H	Revision Control Register	REVISION_CT	[7:0]	0	R/O	
OOH			L				
01H							
interval	00H	configurable preamble bytes	PREAM_CFG	[2:0]	7	R/	
interval	0477		TEG GEG	57.03	22	W	
Backoff configuration	01H		IFG_CFG	[5:0]	32	R/	
00	0211		DOEECEC	F4.01	521-100	W	
MAC media type configuration MACCFG [3:0] 0	02H	Backon configuration	BUFFCFG	[4:0]		R/ W	
04H IO port enable IO_CFG [1:0] 0	0311	MAC modio type configuration	MACCEC	[2.0]		R/	
10H-13H received good packet count RCV_GOOD_P [31:0 0 KT] 14H-17H received bad packet count RCV_BAD_PK [31:0 0 T] 18H-1BH drop packet counter DROP_PKT [31:0 0 DROP_PKT] 1CH-1FH sent good packet count XMT_GOOD_ [31:0 0 PKT] 20H-23H sent bad packet counter XMT_BAD_PK [31:0 0 PKT] 20H-23H sent bad packet counter XMT_BAD_PK [31:0 0 T] 2800H MAC & I/O Control Module of Port 1 as same as Port 0 2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0	0311	WAC media type configuration	MACCIO	[3.0]	U	W	
10H-13H received good packet count RCV_GOOD_P [31:0 0 KT] 14H-17H received bad packet count RCV_BAD_PK [31:0 0 T] 18H-1BH drop packet counter DROP_PKT [31:0 0 PKT] 1CH-1FH sent good packet count XMT_GOOD_ [31:0 0 PKT] 20H-23H sent bad packet counter XMT_BAD_PK [31:0 0 PKT] 20H-23H sent bad packet counter XMT_BAD_PK [31:0 0 T] 2800H MAC & I/O Control Module of Port 1 as same as Port 0 2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4000H MAC & I/O Control Module of Port 8 as same as Port 0 4000H MAC & I/O Control Module of Port 9 as same as Port 0 4000H MAC & I/O Control Module of Port 9 as same as Port 0 4000H MAC & I/O Control Module of Port 9 as same as Port 0 4000H MAC & I/O Control Module of Port 9 as same as Port 0 4000H MAC & I/O Control Module of Port 9 as same as Port 0	04H	IO port enable	IO CFG	[1:0]	0	R/	
KT 1	0 111	10 port chaoic	10_01	[1.0]		W	
KT 1	10H-13H	received good packet count	RCV GOOD P	[31:0	0	R/O	
T 18H-1BH drop packet counter DROP_PKT [31:0 0 1 1 1 1 1 1 1 1]			
T 18H-1BH drop packet counter DROP_PKT [31:0 0 1 1 1 1 1 1 1 1	14H-17H	received bad packet count	RCV_BAD_PK	[31:0	0	R/O	
1CH-1FH sent good packet count 20H-23H sent bad packet counter 2NMT_BAD_PK [31:0 0 T] 2800H MAC & I/O Control Module of Port 1 as same as Port 0 2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4000H MAC & I/O Control Module of Port 8 as same as Port 0 4400H MAC & I/O Control Module of Port 9 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0			Τ]			
PKT J Sent bad packet counter XMT_BAD_PK [31:0 0 T] 2800H MAC & I/O Control Module of Port 1 as same as Port 0 2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0	18H-1BH	drop packet counter	DROP_PKT	[31:0	0	R/O	
PKT 3 20H-23H sent bad packet counter XMT_BAD_PK 31:0 0 0 0 0 0 0 0 0 0]			
20H-23H sent bad packet counter XMT_BAD_PK [31:0 0] 2800H MAC & I/O Control Module of Port 1 as same as Port 0 2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0 3 same as Port 0 3 same as Port 0 4 same as Port 0 4 same as Port 0	1CH-1FH	sent good packet count		[31:0	0	R/O	
2800H MAC & I/O Control Module of Port 1 as same as Port 0 2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0	****			[D / C	
2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0	20H-23H	sent bad packet counter	XMT_BAD_PK	[31:0	0	R/O	
2C00H MAC & I/O Control Module of Port 2 as same as Port 0 3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0	200011	MACCONOC A DATE DE CONTRA	D . (]			
3000H MAC & I/O Control Module of Port 3 as same as Port 0 3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port 9 as same as Port 0							
3400H MAC & I/O Control Module of Port 4 as same as Port 0 3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port as same as Port 0							
3800H MAC & I/O Control Module of Port 5 as same as Port 0 3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port as same as Port 0							
3C00H MAC & I/O Control Module of Port 6 as same as Port 0 4000H MAC & I/O Control Module of Port 7 as same as Port 0 4400H MAC & I/O Control Module of Port 8 as same as Port 0 4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port as same as Port 0							
4000HMAC & I/O Control Module of Port 7 as same as Port 04400HMAC & I/O Control Module of Port 8 as same as Port 04800HMAC & I/O Control Module of Port 9 as same as Port 04C00HMAC & I/O Control Module of Port as same as Port 0	-						
4400HMAC & I/O Control Module of Port 8 as same as Port 04800HMAC & I/O Control Module of Port 9 as same as Port 04C00HMAC & I/O Control Module of Port as same as Port 0							
4800H MAC & I/O Control Module of Port 9 as same as Port 0 4C00H MAC & I/O Control Module of Port as same as Port 0							
4C00H MAC & I/O Control Module of Port as same as Port 0							
10	4C00H		as same as Port ()			
	l	10					



5000H	MAC & I/O Control Module of Port	as same as Port	0		
			2		
5400H	MAC & I/O Control Module of Port	as same as Port ()		
	12				
5800H	MAC & I/O Control Module of Port	as same as Port)		
	13				
5C00H	MAC & I/O Control Module of Port	as same as Port	О		
	14				
6000H	MAC & I/O Control Module of Port	as same as Port	0		
	15				
6400H	CPU IO Control Module				
00H	CPU packet read byte count register bits	PKT_BYTE_C	[7:0]	0	R/O
	[7:0]	NT			
01H	CPU packet read byte count register bits	PKT_BYTE_C	[10:8	0	R/O
	[10:8]	NT]		
02H	CPU packet read status register	RD_PKT_STA	[1:0]	0	R/O
		TUS			
03H	Packet source port ID	PKT_SRC_PO	[3:0]	0	R/O
	1	RT			
04H	CPU IO port configuration register	CPUIO_CFG	[1:0]	0	R/
	F				W
10H	CPU packet write status register	WR_PKT_STA	[2:0]	0	R/O
1011	Cr o packet write status register		[[2.0]	U	IK/O
		TUS			

4. DETAIL OF SWITCH REGISTER

4.1 Registers of SDRAM Control Module

* Base Address: 0000H

Addres s (offset	Function	Register Name	Bits	Defau lt Value	R/ W
<i>)</i> 00Н	SDRAM TYPE: 0: 16Mbit SDRAM chip (default) 1: 64Mbit This register has to be specified before initialization of the buffer control because the Bank 1 free buffer pointer should have initial value 130 for 16Mbit SDRAM, or, initial value 131 for 64Mbit SDRAM.	SDRAMTYPE	[0]	0	R/W
01H	CAS Latency for read operation: 2'b00: latency 1 2'b01: latency 2 2'b10: latency 3 (default) This latency specifies the required delay between the CAS cycle and the first read cycle. Note that the CAS latency has to be specified before using RSDM in SDRAM initialization.	CL	[1:0]	2	R/W



For the bits [2:0], the operation modes are defined as follows: 3' b000: Normal SDRAM Mode 3' b001: NOP Command Enable 3' b010: Precharge All Banks 3' b011: MSR Enable (Mode Register Set Enable) 3' b100: CBR Refresh Cycle Enable others: idle for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off hardware refresh cycle (default) 1: turn on hardware refresh cycle (default) 1: turn on hardware refresh cycle (default) 1: turn on hardware refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE € 0: 16Mb CL € 1: read latency = 2 (3) delay 1 s (4) RSDM € 1: NOP (5) delay 1 s (6) RSDM € 2: Precharge (7) delay 1 s (8) loop 7 times RSDM € 4: Refresh delay 1 s (8) loop 7 times RSDM € 4: Refresh delay 1 s (9) RSDM € 0CH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM € 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM € 0SH: Normal SDRAM Mode (14) ENDOA € 0x04 : DIM bank 0 ending address = 32MB (15) ENDIA € 0x04 : DIM bank 0 ending address = 96MB (17) ENDSA € 0x10 : DIM bank 2 ending address = 96MB (17) ENDSA € 0x10 : DIM bank 2 ending address = 96MB (17) ENDSA € 0x10 : DIM bank 2 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending address of DIMM Bank 0 is at 2*25 (32MB) ENDIA = 08H to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2*4 (BOMB) ENDSA = 00*4 to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2*4 (BOMB) ENDSA = 00*4 to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2*4 (BOMB) ENDSA = 00*4 to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2*4 (BOMB) ENDSA = 00*4 to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2*4 (BOMB) ENDSA = 00*4 to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2*4 (BOMB) O4H Bits [27:23] of DIMM Bank 1 Ending Address ENDDA = 00*4	02H	SDRAM Operation Mode:	RSDM	[3:0]	5	R/W
3" b000: NOP Commad SDRAM Mode 3" b001: NOP Commad Enable 3" b100: Pecharge All Banks 3" b011: MSR Enable (Mode Register Set Enable) 3" b100: CBR Refresh (Volce Enable) others: idle for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0; turn of hardware refresh cycle (default) 1; turn on hardware refresh special on issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdrametl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (8) loop 7 times (8) loop 7 times (8) SDM ← 5: NOP delay 1 s (8) loop 7 times (8) SDM ← 6: NOP delay 1 s (11) RSDM ← 06H : Node Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) ENDIA ← 0x08 : DIM bank 1 ending address = 64MB (16) ENDIA ← 0x08 : DIM bank 1 ending address = 64MB (16) ENDIA ← 0x08 : DIM bank 1 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending address = 128MB Normal SDRAM = 0x10 : DIM bank 2 ending address = 128MB ENDOA = 0x10 : DIM bank 2 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 2 ending address = 128MB ENDOA = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM bank 3 ending address = 128MB Normal SDRAM = 0x10 : DIM b	UZH		Kodivi	[3.0]		10/ 11
3"b001: NOP Command Enable 3"b010: Precharge All Banks 3"b011: MSR Enable (Mode Register Set Enable) 3"b100: CBR Refresh Cycle Enable others: dide for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdrametl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (6) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (8) loop 7 times RSDM ← 6 CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0BH : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) ENDIA ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 64MB (16) END2A ← 0x0C : DIM bank 3 ending address = 128MB D3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (232MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (242*2*2* (BOMB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (252*3* (BOMB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (252*3* (BOMB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (252*3* (BOMB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (252*3* (BOMB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (252*3* (BOMB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at						
3'b010: Pecharge All Banks 3'b011: MSR Enable (Mode Register Set Enable) 3'b100: CBR Refresh Cycle Enable others: idle for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off hardware refresh cycle (default) 1: turn on hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdrametl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (8) loop 7 times RSDM ← 0CH: Refresh & turn on hardware refresh (di) delay 1 s (9) RSDM ← 0CH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0SH: Normal SDRAM Mode (14) ENDOA ← 0x04: DIM bank 0 ending address = 32MB (15) ENDIA ← 0x08: DIM bank 1 ending address = 64MB (16) END2A ← 0x00: DIM bank 2 ending address = 96MB (17) ENDIA ← 0x01: DIM bank 3 ending address = 64MB (16) END2A ← 0x00: DIM bank 3 ending address = 96MB (17) ENDIA ← 0x01: DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0, and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*266:2*275 (96MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*266:2*276 (96MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*266:2*276 (96MB) O4H Bits [27:233] of DIMM Bank 1 Ending Address END1A = 0RH to indicate the ending address of DIMM Bank 0 is at 2*266:2*276 (96MB) O4H Bits [27:233] of DIMM Bank 2 Ending Address END1A = 0RH to indicate the ending address of DIMM Bank 0 is at 2*266:2*275 (96MB)						
3*b101: MSR Enable (Mode Register Set Enable) 3*b100: CBR Refresh Cycle Enable others: idle for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdrametl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0BH : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) ENDIA ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (24 24 80MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26 (24 22 (80MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26 (24 28 (80MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*26 (24 22 (80MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*26 (24 22 (80MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address END1A = 08END1A = 08END1A = 08END2A = 08END1A =						
3° b100: CBR Refresh Cycle Enable others: idle for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off hardware refresh cycle (default) 1: turn on hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramett' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (8) loop 7 times RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (9) RSDM ← 0CH : NoP delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x03 : DIM bank 0 ending address = 32MB (15) END1A ← 0x03 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x03 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Binding Address END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2*26*(64MB) END0A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*24*(80MB)) END3A = 0CH to indicate the ending address END1A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*24*(80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*24*(80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*24*(80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*25*(96MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*25*(96MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*25*(96MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*25*(96MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*(2*25*(96MB)) END3A = 0CH to indicate the ending addr						
others: idle for power-up For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off bardware refresh cycle (default) 1: turn on hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdrametl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb C1. ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (8) loop 7 times RSDM ← 4: NoP delay 1 s (9) RSDM ← 0CH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 08H: Normal SDRAM Mode (14) ENDOA ← 08H: Normal SDRAM Mode (14) ENDOA ← 08H: ORC: DIM bank 1 ending address = 32MB (15) END1A ← 080s: DIM bank 2 ending address = 64MB (17) END3A ← 0xOC: DIM bank 2 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*25 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*28 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*272 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*272 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*272 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*272 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*273 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*273 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*273 (96MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (2*273 (96MB) END3A = 0CH to indicate the ending add						
For the bit [3], it is called REFRESH_EN, defined as follows: 0: turn off hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL, ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (9) RSDM ← OCH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH: Nornal SDRAM Mode (12) delay 1 s (13) RSDM ← 08H: Nornal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x00 : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending address = 128MB Por the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2×26 (64MB) ENDOA = 04H to indicate the endi						
0: turn off hardware refresh cycle (default) 1: turn on hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s (9) RSDM ← 0CH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H: Normal SDRAM Mode (14) ENDOA ← 0x04: DIM bank 0 ending address = 32MB (15) END1A ← 0x06: DIM bank 2 ending address = 96MB (17) END3A ← 0x10: DIM bank 2 ending address = P6MB (17) END3A ← 0x10: DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address ENDOA [4:0] 0 R/ For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0, and two 16MB SDRAM modules plugged in DIMM slot 0, and two 16MB SDRAM modules plugged in DIMM slot 0, and two 16MB SDRAM modules plugged in DIMM slot 0, and two 16MB SDRAM modules plugged in DIMM slot 0, and two 16MB SDRAM modules plugged in DIMM slot 0, as as ging the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (2224) (80MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (223MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26 (224) (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26 (2234 (80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26 (2234 (80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26 (2234 (80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26 (2234 (80MB))						
I: turn on hardware refresh cycle After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0 : 16Mb CL ← 1 : read latency = 2 (3) delay 1 s (4) RSDM ← 1 : NOP (5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s (8) loop 7 times RSDM ← 1 : NOP delay 1 s (8) loop 7 times RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (11) RSDM ← 0SH : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) ENDIA ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) ENDIA ← 0x08 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x0C : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x0C : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128MB (15) ENDIA ← 0x10 : DIM bank 3 ending address = 128M						
After the last refresh operation issued by software in the initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0 : 16Mb CL ← 1 : read latency = 2 (3) delay 1 s (4) RSDM ← 1 : NOP (5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s (8) loop 7 times RSDM ← 1 : NOP delay 1 s (9) RSDM ← OCH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0SH : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) ENDIA ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address ENDOA [4:0] 0 R/ For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) ENDOA = 0AH to indicate the ending address of DIMM B						
initialization cycle, software should enable the bit "REFRESH_EN" immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0 : 16Mb CL ← 1 : read latency = 2 (3) delay 1 s (4) RSDM ← 1 : NOP (5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s (8) loop 7 times RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0BH : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x00 : DIM bank 2 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26 (64MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*4 (80MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*4 (80MB) ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2 (80MB) Bits [27:23] of DIMM Bank 1 Ending Address ENDOA [4:0] 0 R/ Bits [27:23] of DIMM Bank 2 Ending Address ENDOA [4:0] 0 R/ Bits [27:23] of DIMM Bank 1 Ending Address ENDOA [4:0] 0 R/ SK/Gee ENDOA)		1: turn on hardware refresh cycle				
immediately to notify SDRAM control module 'sdramctl' to start generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (6) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 1: NOP delay 1 s (9) RSDM ← 1: NOP delay 1 s (9) RSDM ← 0: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H: Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 64MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*25 (24MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*26 (24MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26 (24MB) Bits [27:23] of DIMM Bank 1 Ending Address END1A [4:0] 0 R/ Bits [27:23] of DIMM Bank 2 Ending Address END1A [4:0] 0 R/ Bits [27:23] of DIMM Bank 2 Ending Address END1A [4:0] 0 R/ Bits [27:23] of DIMM Bank 2 Ending Address END2A [4:0] 0 R/		After the last refresh operation issued by software in the				
generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0: 16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (8) loop 7 times RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4: Refresh delay 1 s RSDM ← 1: NOP delay 1 s (9) RSDM ← 0: NOP delay 1 s (11) RSDM ← 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H: Nornal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*26 (64MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26*2*2*2 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address END1A [4:0] 0 R/ SH Bits [27:23] of DIMM Bank 1 Ending Address END2A [4:0] 0 R/ SH Bits [27:23] of DIMM Bank 2 Ending Address END2A [4:0] 0 R/ SH Bits [27:23] of DIMM Bank 1 Ending Address END2A [4:0] 0 R/ SH Bits [27:23] of DIMM Bank 2 Ending Address		initialization cycle, software should enable the bit "REFRESH_EN"	,			
generating refresh cycle periodically. The initialization of SDRAM control module is illustrated as follows: SDRAMTYPE ← 0 : 16Mb CL ← 1 : read latency = 2 (3) delay 1 s (4) RSDM ← 1 : NOP (5) delay 1 s (8) loop 7 times RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s (8) loop 7 times RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0 : NOP delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2x25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2x26 (24MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2x26+2x25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address [END1A [4:0] 0 R/ (see ENDOA) For Bits [27:23] of DIMM Bank 1 Ending Address [END2A [4:0] 0 R/ (see ENDOA) END2A = (AHO) = 0 ENDA [4:0] 0 R/ (see ENDOA) O5H Bits [27:23] of DIMM Bank 2 Ending Address [END2A [4:0] 0 R/		immediately to notify SDRAM control module 'sdramctl' to start				
follows: SDRAMTYPE ← 0:16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 1: NOP delay 1 s (8) loop 7 times RSDM ← 1: NOP delay 1 s (9) RSDM ← 0CH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0SH: Normal SDRAM Mode (14) ENDOA ← 0x04: DIM bank 0 ending address = 32MB (15) END1A ← 0x08: DIM bank 1 ending address = 64MB (16) END2A ← 0x0C: DIM bank 2 ending address = 96MB (17) END3A ← 0x10: DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*26+2*24 (80MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26+2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address END1A [4:0] 0 R/ Bits [27:23] of DIMM Bank 1 Ending Address END1A [4:0] 0 R/						
follows: SDRAMTYPE ← 0:16Mb CL ← 1: read latency = 2 (3) delay 1 s (4) RSDM ← 1: NOP (5) delay 1 s (6) RSDM ← 2: Precharge (7) delay 1 s (8) loop 7 times RSDM ← 1: NOP delay 1 s (8) loop 7 times RSDM ← 1: NOP delay 1 s (9) RSDM ← 0CH: Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH: Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0SH: Normal SDRAM Mode (14) ENDOA ← 0x04: DIM bank 0 ending address = 32MB (15) END1A ← 0x08: DIM bank 1 ending address = 64MB (16) END2A ← 0x0C: DIM bank 2 ending address = 96MB (17) END3A ← 0x10: DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*26 (46MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26 (49MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*29 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*29 (80MB) Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) O5H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) END2A = [A+0] 0 R/		The initialization of SDRAM control module is illustrated as				
CL ← 1 : read latency = 2 (3) delay 1 s (4) RSDM ← 1 : NOP (5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 0SH : Normal SDRAM Mode (14) ENDOA ← 0xO4 : DIM bank 0 ending address = 32MB (15) END1A ← 0xO8 : DIM bank 1 ending address = 64MB (16) END2A ← 0xOC : DIM bank 2 ending address = 96MB (17) END3A ← 0xIO : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) (55H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A)						
(3) delay 1 s (4) RSDM ← 1 : NOP (5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s (8) loop 7 times RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) R/ Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) END1A = (4:0) 0 R/ (see END0A)						
(4) RSDM ← 1 : NOP (5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0GH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB (3H) Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) O5H Bits [27:23] of DIMM Bank 1 Ending Address END2A [4:0] R/ (see END0A)		CL ← 1 : read latency = 2				
(5) delay 1 s (6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← OCH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address END0A [4:0] 0 R/ For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) END2A [4:0] 0 R/ (see END0A)		(3) delay 1 s	1			
(6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^275 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see ENDOA) 05H Bits [27:23] of DIMM Bank 2 Ending Address END2A [4:0] 0 R/ (see ENDOA)		(4) RSDM ← 1 : NOP				
(6) RSDM ← 2 : Precharge (7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see ENDOA) 05H Bits [27:23] of DIMM Bank 2 Ending Address END2A [4:0] 0 R/ (see ENDOA)		(5) delay 1 s				
(7) delay 1 s (8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) END0A ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address END0A For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) R/ Bits [27:23] of DIMM Bank 2 Ending Address END1A [4:0] R/ R/ R/ Bits [27:23] of DIMM Bank 2 Ending Address END1A [4:0] R/ R/ R/ Bits [27:23] of DIMM Bank 2 Ending Address END1A [4:0] R/ R/ R/ Bits [27:23] of DIMM Bank 2 Ending Address END1A [4:0] R/ R/ R/ R/ R/ R/ R/ R/ R/ R						
(8) loop 7 times RSDM ← 4 : Refresh delay 1 s RSDM ← 1: NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) END0A ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB (3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26(42MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26(224 (80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26(2224 (80MB)) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26(2225 (96MB)) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) FIND A = 0 END1A = 0 EN						
RSDM ← 4 : Refresh delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2*2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2*2*26+2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*2*26+2*25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address [END1A [4:0] 0 R/ (see END0A) Bits [27:23] of DIMM Bank 2 Ending Address [END2A [4:0] 0 R/ (see END0A)						
delay 1 s RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address ENDOA [4:0] 0 R/ For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see ENDOA) Bits [27:23] of DIMM Bank 2 Ending Address END2A [4:0] 0 R/ SHD2A [4:0] 0 R/						
RSDM ← 1 : NOP delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) FOR Hardward Refresh & turn on hardware refresh (10) delay 1 s (12) delay 1 s (13) RSDM ← 0CH : Refresh & turn on hardware refresh (14) delay 1 s (15) RSDM ← 0CH : Refresh & turn on hardware refresh (16) delay 1 s (17) Endodes = 32MB (17) Endodes = 32MB (18) END0A (19) DIMM Bank 0 is at 22^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) (14:0) 0 R/(see END0A)						
delay 1 s (9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) FND2A = (4:0) 0 R/ SHD2A = (4:0) 0 R/						
(9) RSDM ← 0CH : Refresh & turn on hardware refresh (10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) END0A ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) FND2A = END1A [4:0] 0 R/ (see END0A) FND3A = END2A [4:0] 0 R/ (see END0A)						
(10) delay 1 s (11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) END0A ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 0 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) FND2A = ND3A = ND3M = N						
(11) RSDM ← 0BH : Mode Register Set Enable (12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see ENDOA) FNO RAME END2A [4:0] 0 RAME END						
(12) delay 1 s (13) RSDM ← 08H : Normal SDRAM Mode (14) ENDDA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2*25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2*26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2*26+2*24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2*26+2*25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address [END1A						
(13) RSDM ← 08H : Normal SDRAM Mode (14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) END1A [4:0] 0 R/ R/ FOTH SIMPLE OF THE OTHER OTHER OTHER OF THE OTHER O						
(14) ENDOA ← 0x04 : DIM bank 0 ending address = 32MB (15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB (18) Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows ENDOA = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see ENDOA) END2A [4:0] 0 R/ STANDARD STA						
(15) END1A ← 0x08 : DIM bank 1 ending address = 64MB (16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB 03H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^6 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) FIND 2A = 0AM Bank 1 Ending Address (see END0A) END1A [4:0] 0 R/ END2A [4:0] 0 R/						
(16) END2A ← 0x0C : DIM bank 2 ending address = 96MB (17) END3A ← 0x10 : DIM bank 3 ending address = 128MB O3H Bits [27:23] of DIMM Bank 0 Ending Address For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) END1A [4:0] 0 R/ STANDARD (14:0] 0 R/ END2A [4:0] 0 R/						
(17) END3A ← 0x10 : DIM bank 3 ending address = 128MB						
Bits [27:23] of DIMM Bank 0 Ending Address ENDOA [4:0] 0 R/						
For the case that there are two 32MB SDRAM modules plugged in DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) END2A [4:0] 0 R/ (see END0A)						
DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) O4H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) END2A [4:0] 0 R/ (see END0A)	03H	Bits [27:23] of DIMM Bank 0 Ending Address	END0A	[4:0]	0	R/W
DIMM slot 0 and two 16MB SDRAM modules plugged in DIMM slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) D5H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) [4:0] 0 R/		For the case that there are two 32MR SDRAM modules plugged in				
slot 1, assign the registers as follows END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) 05H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) [4:0] 0 R/			1			
END0A = 04H to indicate the ending address of DIMM Bank 0 is at 2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) 05H Bits [27:23] of DIMM Bank 2 Ending Address (END2A [4:0] 0 R/(see END0A)			1			
2^25 (32MB) END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) END1A [4:0] 0 R/ (see END0A) END2A [4:0] 0 R/						
END1A = 08H to indicate the ending address of DIMM Bank 1 is at 2^26 (64MB) END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) END1A [4:0] 0 R/ (see END0A) [4:0] 0 R/			1			
2^26 (64MB)						
END2A = 0AH to indicate the ending address of DIMM Bank 0 is at 2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) 04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) 05H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) [4:0] 0 R/			1			
2^26+2^24 (80MB) END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB) END1A [4:0] 0 R/ (see END0A) END2A [4:0] 0 E						
END3A = 0CH to indicate the ending address of DIMM Bank 0 is at 2^26+2^25 (96MB)			1			
2^26+2^25 (96MB)						
04H Bits [27:23] of DIMM Bank 1 Ending Address (see END0A) END1A [4:0] 0 R/ 05H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) END2A [4:0] 0 R/						
(see END0A) 05H Bits [27:23] of DIMM Bank 2 Ending Address (see END0A) END2A [4:0] 0 R/	04H		END1A	[4:0]	0	R/W
(see END0A)		` '				
(see END0A)	05H	Bits [27:23] of DIMM Bank 2 Ending Address	END2A	[4:0]	0	R/W
	0.511		1			
TOGET IBUS 127:231 OF DIVINI BANK 3 Ending Address TEND3A 114:01 10 1R/	06H	Bits [27:23] of DIMM Bank 3 Ending Address	END3A	[4:0]	0	R/W
(see ENDOA)	ООП	~		[]	ľ	10, 11



07H	SDRAM Command Drive Strength Configure	SDRAM_DR_	[2:0]	0	R/W
	bit0: RDCSDV SDRAM Chip Select Drive Strength	CFG			
	bit1: RMADV SDRAM MA drive strength				
	(including RAS,CAS,WE,MA,BA)				
	bit2: RMDDV SDRAM MD drive strength				
08H	SDRAM Bank Interleaving Disable	BK_IL_DIS	[0]	0	R/W
	0: enable interleaving (default)				
	1: disable interleaving				

4.2 Registers of SRAM Control Module

* Base Address: 0800H

Addres s (offset)	Function	Register Name	Bits	Defau lt Value	R/ W
	SRAM Read Command Interleave Disable 0: enable interleaving (default) 1: disable interleaving	SRAM_READ _IL_DIS	[0]	0	R/W

4.3 Registers of Queue Control Module

* Base Address: 0C00H

Addres s (offset)	Function	Register Name	Bits	Defau lt Value	R/ W
00- 02Н	Free Memory Flow Control Threshold register As FREEMCNT(a register in buffer control) < FMFCT, the congestion control function will be triggered to command the TMAC module of the source port, destined to a congested port, to send out a flow control frame for full duplex mode, or to make back-pressure for half duplex mode. See the context about congestion control for details. Larger the threshold value more sensitive the congestion control mechanism, i.e. maybe poor utilization for packet buffers but larger packet loss rate. Smaller the threshold value less sensitive the congestion control mechanism, i.e. maybe good utilization for packet buffers but smaller packet loss rate. It depends on the network configuration and traffic pattern. The recommended threshold value is 256.		[18:0]	0	R/ W
03Н	Cut Through Enable 0: Disable Cut Through (default) 1: Enable Cut Through Note: REMEMBER to enable the cut-through function to improve the switching latency. For 100Mbps input port, the smallest latency for cut-through is 288 bytes time (288x8x10 ns). For 10Mbps input port, the smallest latency for cut-through is 96 bytes time (96x8x100 ns).		[0]	0	R/W



0.477	CDYLD 4 C 1 C C 4	CDIT CDD CE	ra 01	10	D /337
04H	CPU Port Speed Configuration	CPU_SPD_CF G	[2:0]	0	R/W
	3'b000: 1 Mbit (default) 3'b001: 5 Mbit	G			
	3'b010: 10 Mbit				
	3'b011: 20 Mbit				
	3'b100: 40 Mbit				
	3'b101: 50 Mbit				
	3'b110: 80 Mbit				
	3'b111: 100 Mbit				
	This register is used to calculate the congestion factor of the CPU				
	port, that is the quotient of the accumulated byte count of the CPU				
	output queue to the specified CPU port speed. While the congestion				
	control is triggered, the output ports with congestion factor larger				
1.0	than the average will enter into the congestion control mode.	CONCECT	[05.0]	0	D/O
10-	Congestion Factor of Output Port 0	CONGEST_F CT0	[25:0]	0	R/O
13H	The congestion factor, i.e. the quotient of the accumulated byte	C10			
	count of the output queue to the port speed, for each of 16 Ethernet				
	ports is calculated by the flow control module. While the congestion				
	control is triggered, the output ports with congestion factor larger				
	than the average will enter into the congestion control mode.				
14-	Congestion Factor of Output Port 1	CONGEST_F	[25:0]	0	R/O
17H		CT1			
18-	Congestion Factor of Output Port 2	CONGEST_F	[25:0]	0	R/O
1BH		CT2			
1C-	Congestion Factor of Output Port 3	CONGEST_F	[25:0]	0	R/O
1FH		CT3			
20-	Congestion Factor of Output Port 4	CONGEST_F	[25:0]	0	R/O
23H		CT4			
24-	Congestion Factor of Output Port 5	CONGEST_F	[25:0]	0	R/O
27H		CT5			
28-	Congestion Factor of Output Port 6	CONGEST_F	[25:0]	0	R/O
2BH		СТ6			
2C-	Congestion Factor of Output Port 7	CONGEST_F	[25:0]	0	R/O
2FH		CT7			
30-	Congestion Factor of Output Port 8		[25:0]	0	R/O
33H		CT8			
34-	Congestion Factor of Output Port 9	CONGEST_F	[25:0]	0	R/O
37H		СТ9			
38-	Congestion Factor of Output Port 10	CONGEST_F	[25:0]	0	R/O
3BH		CT10			
3C-	Congestion Factor of Output Port 11	CONGEST_F	[25:0]	0	R/O
3FH		CT11			
40-	Congestion Factor of Output Port 12	CONGEST_F	[25:0]	0	R/O
43H		CT12			
44-	Congestion Factor of Output Port 13	CONGEST_F	[25:0]	0	R/O
47H		CT13			
48-	Congestion Factor of Output Port 14	CONGEST_F	[25:0]	0	R/O
_		CT14	Ì	1	1



4C- 4FH	_ •	CONGEST_F CT15	[25:0]	0	R/O
50- 53H	The state of the s	CT16	[25:0]	0	R/O

4.4 Registers of Buffer Control Module

* Base Address: 1000H

Addres	Function	Register	Bits	Defau	
S		Name		lt	W
(offset				Value	
)					
00-02H	Bank 0 Free Pointer	FREE0_PT	[18:0		R/O
	This register is initialized according to SDRAMTYPE while the CFP is written. For 16/64Mbit SDRAM, its value is always 128 because the bank 0 free list follows the private buffer pool of buffer entries 0~127. The free buffers with starting address at the SDRAM even bank should be linked into this free list to improve the SDRAM bandwidth utilization. However, if the free buffers are misplaced, they will returned to the adequate free lists after their first release by the output port control. Internally, the free pointer refers to the ID of the 1st free buffer, rather than its physical address in SRAM (that is equal to ID*3).]		
03-05H	Bank 1 Free Pointer	FREE1_PT	[18:0		R/O
	This register is initialized according to SDRAMTYPE while the CFP is written. For 16Mbit SDRAM, its value is 130. For 64Mbit SDRAM, its value is 131. The fixed buffer size is 1536 bytes. Because the page size is 2KB for 16Mbit SDRAM, the first public buffer of bank 1 is the 130th entry located at page 1. Because the page size is 4KB for 64Mbit SDRAM, the first public buffer of bank 1 is the 131st entry located at page 1.				
06-	Free Memory Block Count	FREEMC	[18:0		R/
08Н	It is an integer value <= sizeof(SDRAM) / 1.5KB. It has to be specified at the switch initialization stage. To fix the bug of reading FREEMCNT in VT3061A, the bit mapping for reading FREEMCNT is modified in VT3061B. The write sequence of FREEMCNT is also to write data to 1006H, 1007H, 1008H. However, the read sequence of FREEMCNT has to read data from (1) Read 1006H to get the lowest byte, and also lock the counter information, .i.e. FREEMCNT[7:0] = HD[7:0] (2) Read 0C52H to get the second byte, i.e. FREEMCNT[15:8] = HD[7:0] (3) Read 0C53H to get the FREEMCNT[17:16] FREEMCNT[17:16] = HD[1:0] (4) Read 0C51H to get the FREEMCNT[18] FREEMCNT[18] = HD[7]	NT]		W



09H	CLEAR All Free Pointers	CFP	[0]		W/
	Write to this register will reset the two free buffer pointers				O
	according to the SDRAMTYPE. It is the only way to program the				
	FREE0_PT and FREE1_PT. This command should be taken after the SDRAMTYPE has been specified.				
10H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 0	PORTO M	[7:0]	0	R/O
		ASK			
	Each bit corresponds to a private packet buffer. This mask register will be cleared to bit pattern 0000-0000 while system reset. The 8				
	private buffers for the port K are that of entry IDs $(K*8) \sim (K*8+7)$.				
	But, the CPU IO port has not private buffers.	20221	07		D (0
11H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 1		[7:0]	0	R/O
		ASK			
12H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 2		[7:0]	0	R/O
		ASK		_	
13H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 3		[7:0]	0	R/O
		ASK			
14H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 4	_	[7:0]	0	R/O
		ASK			
15H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 5	<u> </u>	[7:0]	0	R/O
		ASK			
16H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 6	PORT6_M	[7:0]	0	R/O
		ASK			
17H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 7	PORT7_M	[7:0]	0	R/O
		ASK			
18H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 8	PORT8_M	[7:0]	0	R/O
		ASK			
19H	PRIVATE MEMORY ALLOCATION BIT MASK for PORT 9	PORT9_M	[7:0]	0	R/O
		ASK			
1AH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT	PORT10_	[7:0]	0	R/O
	10	MASK			
1BH	PRIVATE MEMORY ALLOCATION BIT MASK for PORT	PORT11_	[7:0]	0	R/O
	11	MASK			
1CH		PORT12_	[7:0]	0	R/O
	12	MASK			
1DH		PORT13_	[7:0]	0	R/O
	13	MASK			
1EH		PORT14_	[7:0]	0	R/O
	14	MASK			
1FH		PORT15_	[7:0]	0	R/O
	15	MASK			

4.5 Registers of Forwarding Control Module



* Base Address: 1400H

Addres	Function	Register	Bits	Defau	
S		Name		lt	W
(offset				Value	
)					
00H	bits of MAC address used as index for forwarding table	HASH_BITS	[2:0]	0	R/W
	3'b000: use MAC address bit 10-0 (default)				
	3'b001: use MAC address bit 11-0				
	3'b010: use MAC address bit 12-0				
	3'b011: use MAC address bit 13-0				
	3'b100: use MAC address bit 14-0				
	others, use MAC address bit 10-0				
	This register specifies the lookup hash key. For example, if the				
	MAC address bits [14:0] is used as the hash key, there must be 32K				
	96-byte table entries necessary to be allocated in the upper part of				
	SRAM for destination MAC lookup and source MAC learning.				
01-	starting SRAM address register for forwarding table base	TBL_BASE	[18:0]	0	R/W
03H					
0011	The forwarding table should be located above the linked buffer				
	entries in the SRAM. The starting address of the forwarding table is				
	specified by TBL_BASE in unit of 32-bit word. The occupied size is				
	determined by HASH_BITS. For example, if there are maximum				
	5461 buffers entries used for 8MB SDRAM, the minimum				
	forwarding table base is 5461*3 because each linked buffer entry is				
0.477	of size 96 bits (3 words).	EWD MODE	F1.01	0	D/XI
04H		FWD_MODE	[1:0]	0	R/W
	bit 0 – if using the specified forwarding mask without lookup (default: 0, to take lookup without specified mask)				
	bit 1 – if not forwarding packets destined to congested ports				
	(default: 0, not to filter packets by congestion factors)				
	If $FWD_MODE[0] = 1$, the incoming packets would not be				
	forwarded with table lookup. However, the USER_PM is used as				
	the forwarding mask if the incoming packets are not from the CPU				
	port. For broadcast & lookup-miss packets, the USER_PM is				
	returned by Forwarding Control to IO Control as the lookup result.				
	If FWD_MODE[1] = 1, the incoming packets would not be				
	forwarded to the congested ports whose congestion factors are larger				
05	than 511. USER configured Port Mosk	HSER DM	[16:0]	0	R/W
0.5	USER configured Port Mask	USER_PM	[16:0]	J	R/W
07H	The USER_PM is used as the lookup result for the incoming packets				
	from Ethernet ports in the following cases:				
	FWD_MODE = 1				
	FWD_MODE = 0, VLAN is off, STP_STATE is "forward", and this				
	is a broadcast packet or a lookup-miss packet				
00	port mask for packets sent by CPU	CPU_PM	[15:0]	0	R/W
COLL			1	1	1
09H	The CPU_PM is used as the lookup result for the incoming packets				

Preliminary VT6516 Datarsheet

		ı			1
0AH	CPU port related forwarding configuration	CPU_FWD_C	[2:0]	0	R/W
	bit 0 – enable forwarding broadcast packets with	FG			
	DMAC=0xffffffffff to CPU				
	(default = 0 : disable)				
	bit 1 – enable forwarding spanning-tree packets to CPU				
	(default = 0 : disable)				
	bit 2 – enable forwarding unicast packets with DMAC =				
	switch MAC base to CPU				
	(default = 0 : disable)				
	The three register bits are used to enable/disable forwarding the				
	above three types of frames to the CPU port. Note that for a				
	lookup-miss packet, whether it will be forwarded to the CPU port is				
	determined by the bit USER_PM[16], rather than this register.				
0BH	Sniffer Port ID	SNIFFER_PID	[3:0]	0	R/W
	This register is valid only if MONITOR_PM is not all 0's. The				
	default value of MONITOR_PM is all 0's to disable the Sniffer				
	function.				
0C-0EH	Monitor Port Mask	MONITOR_P	[16:0]	0	R/W
00 0211		M			
	This register is used to specify which ports to be monitored by				
	Sniffer so that all packets forwarded from/to the monitored ports are				
	also made a copy sent to the Sniffer port. The Sniffer function is				
	enabled only if MONITOR_PM is not all 0's. The default value of				
	MONITOR_PM is all 0's to disable the sniffer function.				
10H	high byte [14:8] of the MAC hash address to be aged	AGE_MAC	[6:0]	0	R/W
	AGE_MAC is in the hash-key format of bits [14:0]. The high byte				
	[14:8] is stored in the AGE_MAC register of offset 10H. The low				
	byte [7:0] is stored in the AGE_MAC register of offset 11H. A write				
	to the register of offset 11H will trigger an aging operation that				
	decreases by one the age count of the corresponding forwarding				
	table entry. A forwarding table entry with age count = 0 is an invalid				
	entry, i.e. this entry is available for the source MAC learning.				
	AGE_MAC is reset to all 0's after aging.				
11H	low byte [7:0] of the MAC hash address to be aged	AGE_MAC	[7:0]	0	R/W
1111	(see the above)	_			
12H	Aging Status	AGING_STAT	[0]	0	R/O
1211	0, idle or done (default)	US	_		
	1: aging in progress				
	After an aging command is issued, the status is recorded in this				
	register. The next age command can only be issued as the status				
	changes from 1 (in-progress) to 0 (done).				
	1 0 r - 0 r	1	1		•



20H	spanning tree state for PORT 0		[1:0]	0	R/W
	2'b00 – blocking state (default)	STATE			
	2'b01 – listening state				
	2'b10 - learning state				
	2'b11 – forwarding state				
	The forwarding operation in each Ethernet port is controlled by its				
	associated spanning tree state.				
	In blocking or listening state, the incoming packets will not trigger				
	any DMAC lookup operation and SMAC learning operation.				
	In learning state, the incoming packets will not trigger DMAC				
	lookup operation, but the SMAC learning operation will be				
	triggered for CRC-OK packets.				
	Only in forwarding state, an incoming packet will trigger DMAC				
	lookup operation while the first 24 bytes are received, and it will				
	trigger the SMAC learning operation while the whole packet is				
	received with good CRC.				
	For the 802.1d spanning tree algorithm, a blocked port for loop				
	avoidance should enter the blocking state so that any incoming				
	packets are filtered without forward. A normal port that does not				
	cause any loop should be in the forwarding state.				
21H	spanning tree state for PORT 1	PORT1_STP_	[1:0]	0	R/W
	A DODE	STATE	F1 01		D /11/
22H	spanning tree state for PORT 2		[1:0]	0	R/W
0011	gnonning two state for DODT 2	STATE PORT3_STP_	[1:0]	0	R/W
23H	spanning tree state for PORT 3	STATE	[1:0]	U	K/ W
2411	spanning tree state for PORT 4	PORT4_STP_	[1:0]	0	R/W
24H	spanning tree state for 1 OK1 4	STATE	[1.0]	U	IX/ VV
25H	spanning tree state for PORT 5	PORT5_STP_	[1:0]	0	R/W
23П	spanning tree state for 1 OK1 3	STATE	[1.0]	l ^o	10, 11
26H	spanning tree state for PORT 6	PORT6_STP_	[1:0]	0	R/W
2011	spanning tree state for 1 GRT v	STATE	[1.0]		10 ,,
27H	spanning tree state for PORT 7	PORT7_STP_	[1:0]	0	R/W
2/11		STATE			
28H	spanning tree state for PORT 8	PORT8_STP_	[1:0]	0	R/W
		STATE			
29H	spanning tree state for PORT 9		[1:0]	0	R/W
		STATE			
2AH	spanning tree state for PORT 10	PORT10_STP	[1:0]	0	R/W
		_STATE	54.03		5 777
2BH	spanning tree state for PORT 11	PORT11_STP	[1:0]	0	R/W
2011	manning two state for DODT 12	_STATE	[1.0]	0	D /XX7
2CH	spanning tree state for PORT 12	PORT12_STP _STATE	[1:0]	ا	R/W
aDii	spanning tree state for PORT 13	PORT13_STP	[1:0]	0	R/W
2DH	spanning tree state for FORT 15	STATE	[1.0]	U	1X/ VV
2EH	spanning tree state for PORT 14	PORT14_STP	[1:0]	0	R/W
ZĽП	priming the but to 10 to 10 to 17	_STATE	[1.0]		10,11
2FH	spanning tree state for PORT 15	PORT15_STP	[1:0]	0	R/W
2111		_STATE			
80H	port 0 VLAN ID	PORT0_VID	[5:0]	0	R/W
	The VLAN feature is enabled only when all port VID's are				
0.4	configured to a valid (non-zero) VID.	nonma	F# 07		
82H	port 1 VLAN ID		[5:0]	0	R/W
84H	port 2 VLAN ID	PORT2_VID	[5:0]	0	R/W
		DODES VID	[5.0]	0	D/XX
86H	port 3 VLAN ID	PORT3_VID	[5:0]	U	R/W



8AH	port 5 VLAN ID	PORT5_VID	[5:0]	0	R/W
8CH	port 6 VLAN ID	PORT6_VID	[5:0]	0	R/W
8EH	port 7 VLAN ID	PORT7_VID	[5:0]	0	R/W
90H	port 8 VLAN ID	PORT8_VID	[5:0]	0	R/W
92H	port 9 VLAN ID	PORT9_VID	[5:0]	0	R/W
94H	port 10 VLAN ID	PORT10_VID	[5:0]	0	R/W
96H	port 11 VLAN ID	PORT11_VID	[5:0]	0	R/W
98H	port 12 VLAN ID	PORT12_VID	[5:0]	0	R/W
9AH	port 13 VLAN ID	PORT13_VID	[5:0]	0	R/W
9CH	port 14 VLAN ID	PORT14_VID	[5:0]	0	R/W
9EH	port 15 VLAN ID	PORT15_VID	[5:0]	0	R/W
A0-	Server Port Mask	SRV_PM	[15:0]	0	R/W
А1Н	The SRV_PM is used only when VLAN is enabled. As the VLAN feature is enabled (i.e. all port VID's are valid (non-zero)), the behavior is described for the following scenarios: A broadcast or lookup-miss packet will be forwarded to the ports of same VLAN ID. If CPU_FWD_CFG[0]=1, the broadcast packet will also be forwarded to CPU port. A unicast packet destined to different VLAN will be forwarded to CPU port if VLAN_FWD_CFG[0]=1. A unicast packet destined to another port in the same VLAN will be forwarded in a unicast manner. The SRV_PM should be set for the Server ports that respond to carry cross VLAN packets. It is recommended that all packets from the Server stations have not any embedded VID. Only the cross VLAN packets through the Server ports (the corresponding SRV_PM bits are on) within different VLAN domain must carry VID. In the source-MAC learning procedure, for packets with tagged VID, the corresponding forwarding table entry will have NOT the tagging bit on to make the outgoing packets destined to it with VID tagged. All valid forwarding table entries should have non-zero VID.				
А2Н	VLAN related forwarding configuration This register bit is used to enable those packets destined to a different VLAN also to be forwarded to the CPU port. This scenario happens when the following conditions hold simultaneously: The destination MAC address is found in forwarding table (lookup hit), and this entry is not static. Note that if the entry is static, its priority is highest and the destination ports are fully determined by the port mask field in the entry so that forwarding to CPU is not necessary. The source VID differs from the destination VID.	CFG	[0]	0	R/W

4.6 Registers of PHY Control Module

* Base Address: 1800H

S	Function	Register Name	Bits	Defau lt	R/ W
(offset				Value	
00H	PHY ID	PHYID	[3:0]	0	W/
	This is used to specify which PHY device is the objective of the following MII commands. There are maximum 16 RMII PHY devices.				О
01H	PHY register address	PHY_REG	[4:0]	0	W/
	In each PHY device, there are maximum 32 MII management registers accessible by the CPU. The PHY_REG_ADDR register is used to specify which one is the objective of the following access command.	_ADDR			О
02-	PHY data register	PHYDAT	[15:0		R/
03H	Each PHY management register is 16 bits. Every data access to a PHY management register is in unit of 16 bits, stored in this register.	A]		W
04H	PHY command register 1: read 0: write	PHYCMD	[0]		W/ O
	Write 0 to this register will cause a write operation to the PHY management register (specified by the PHY_REG_ADDR) of the PHY device (specified by the PHYID). Write 1 to this register will cause a read operation. A read or write operation takes about 0.4 ms so that the CPU has to read the PHYSTS register periodically to check if the issued command is complete.				
05H	PHY status register 2' b00: idle 2' b01: busy	PHYSTS	[1:0]	0	R/O
	2'b10: complete This register indicates the status of the PHY control module. Initially, the PHY control module is in the idle status. While a read or write command is issued by writing 1/0 to the PHYCMD register, PHYSTS becomes "busy" immediately, and goes into the "complete" status as this operation finishes. Then, a following "read status" command will cause it back to the "idle" status, or a following read/write command will cause it into the "busy" status.				
10H	PORT0 PHY Device Address	HY_ADD	[4:0]	0	R/ W
11H	PORT1 PHY Device Address	PORT1_P HY_ADD R	[4:0]	0	R/ W
12H	PORT2 PHY Device Address		[4:0]	0	R/ W

13H	PORT3 PHY Device Address	PORT3 P [4:0	1 0	R/
		HY_ADD	•	W
		R		
14H	PORT4 PHY Device Address	PORT4_P [4:0	0	R/
		HY_ADD		W
		R		
15H	PORT5 PHY Device Address	PORT5_P [4:0]	0	R/
		HY_ADD		W
		R		
16H	PORT6 PHY Device Address	PORT6_P [4:0]	0	R/
		HY_ADD		W
		R		
17H	PORT7 PHY Device Address	PORT7_P [4:0]	0	R/
		HY_ADD		W
		R		
18H	PORT8 PHY Device Address	PORT8_P [4:0]	0	R/
		HY_ADD		W
		R		
19H	PORT9 PHY Device Address	PORT9_P [4:0]	0	R/
		HY_ADD		W
4 4 7 7	DODETA DINA D	R		D /
1AH	PORT10 PHY Device Address	PORT10_P [4:0]	0	R/
		HY_ADD		W
1011	PORT11 PHY Device Address	R POPT11 PI4 0	1 0	D/
1BH	TORTHTHE DEVICE Address	PORT11_P [4:0]	0	R/
		HY_ADD R		W
1CH	PORT12 PHY Device Address	PORT12_P [4:0	1 0	R/
ICII	TORTIZITI Device radices	HY_ADD	1 0	W
		R		VV
1DH	PORT13 PHY Device Address	PORT13_P [4:0	1 0	R/
		HY_ADD	0	W
		R		, ,
1EH	PORT14 PHY Device Address	PORT14_P [4:0	1 0	R/
		HY_ADD	'	W
		R		
1FH	PORT15 PHY Device Address	PORT15_P [4:0	0	R/
		HY_ADD		W
		R		

4.7 Registers of EEPROM Control Module

* Base Address: 1C00H



	Function	Register	Bits	Defau	
S		Name		lt	W
(offset				Value	
)					
00H	EEPROM word address	EEWDAD	[7:0]		W/
	To access the property of the second	DR			O
	For a 256-byte EEPROM device, an 8-bit data object is identified				
	with this register. For a 512-byte EEPROM device, an 8-bit data object is identified with this register plus EEDEVADDR[1]. For a				
	1024-byte EEPROM device, an 8-bit data object is identified with				
	this register plus EEDEVADDR[2:1], vice versa.				
01H	EEPROM data	EEDATA	[7:0]		R/
0111			[,,,		W
	Every data access to EEPROM is in unit of 8 bits, stored in this				**
	register.				
02H	EEPROM device address	EEDEVA	[7:0]		W/
	bit 7-4 : device type id (EEPROM 1010) bit 3-1 : device id	DDR			O
	bit 0: r/w command, value 0: write; value 1: read				
	of the office of the command of the office o				
	The triple of 4-bit PHY device type ID, 3-bit device ID, and 7-bit				
	word address forms a unique access address to an 8-bit EEPROM				
	data object.				
	This register's bit 0 is used to specify the command type: 0 for write				
	and 1 for read. A read or write operation takes about 0.4 ms so that				
	the CPU has to read the EEYSTS register periodically to check if the				
03H	issued command is "complete without error" or "ack error". EEPROM status register	PECTC	[2.0]		D /O
USH	3'b000: idle	EESTS	[2:0]		R/O
	3'b001: busy				
	3'b010: complete without error				
	3'b100: ack error				
	This register indicates the status of the EEPROM control module.				
	Initially, the EEPROM control module is in the idle status. While a				
	read or write command is issued by writing 1/0 to EEDEVADDR[0],				
	EESTS becomes "busy" immediately, and goes into the "complete"				
	status as this operation finishes or into the "ack error" as an				
	acknowledge error happens. Then, a following "read status"				
	command will cause it back to the "idle" status, or a following read/write command will cause it into the "busy" status.				

4.8 Registers of CPU Interface Module

* Base Address: 2000H

Addres	Function	Register	Bits	Defau	R/
S		Name		lt	W
(offset				Value	
)					



-					
00Н	interrupt status register bit 0: interrupt indication for read/write PHY command	IRQSTS	[3:0]	0	R/ W
	complete bit 1: interrupt indication for read/write EEPROM command				**
	complete or error bit 2: interrupt indication for CPU IO port receiving an				
	incoming packet				
	bit 3: interrupt indication for CPU IO port finishing the transmission of an outgoing packet				
	To clear an interrupt, write 1 to the corresponding IRQSTS bit. However, write 0 will not cause any change on that interrupt.				
01H-	SRAM address register	SRAMAD	[18:0		R/
03H	The data object addressed is in unit of 32 bits. The maximum allowable SRAM size is 1MB. For SRAM direct access, the CPU has to (1) set SRAMADDR & SRAMDATA, (2) issue read/write command by SRAMCMD, and (3) check command status by	DR]		W
0.477	SRAMSTS.	GD 43 (D 4	501.0		D /
04H-	SRAM data register	SRAMDA	[31:0		R/
07H		TA]		W
08H	SRAM command register	SRAMCM	[1:0]		R/
	2'b00 : nop	D			W
	2'b01 : read 2'b10 : write				
	To make a direct read to SRAM, write SRAMCMD by 2'b01. To				
	make a direct write to SRAM, write SRAMCMD by 2'b10.				
	Read/Write will cause the SRAMSTS = "busy" immediately. As it is done, SRAMSTS = "done". A following read to SRAMSTS will				
0011	clear it to "idle".	an Altama	F4 07	0	D (0
09H	SRAM status register 2'b01 : read/write command done	SRAMSTS	[1:0]	0	R/O
	2'b10 : busy (read/write in progress)				
	2'b00 : idle				
10H-	SDRAM address register	SDRAMA	[23:0		R/
13H		DDR	1		W
	The data object addressed is in unit of 64 bits. The maximum allowable SDRAM size is 128MB. For SDRAM direct access, the CPU has to (1) set SDRAMADDR & SDRAMDATA, (2) issue read/write command by SDRAMCMD, and (3) check command		J		,,
1 / 1 1	status by SDRAMSTS. SDRAM data register	CDDAMD	[62.0		D/
14H-	Did in dua region		[63:0		R/
1BH	(DDAM)	ATA]		W
1CH	SDRAM command register 2'b00 : nop		[1:0]		R/
	2 b00 : nop 2'b01 : read	MD			W
	2'b10 : write				
	To make a direct read to SDRAM, write SDRAMCMD by 2'b01. To				
	make a direct write to SDRAM, write SDRAMCMD by 2'b10.				
	Read/Write will cause the SDRAMSTS = "busy" immediately. As it				
	is done, SDRAMSTS = "done". A following read to SDRAMSTS will clear it to "idle".				
	IWIII CICAL IL LO TUTE.	1			
1011		CDDVVIC	$\Gamma 1 \cdot \Omega 1$	Λ	\mathbf{D}/\mathbf{O}
1DH	SDRAM status register	SDRAMS	[1:0]	0	R/O
1DH		SDRAMS TS	[1:0]	0	R/O

20H	Write packet command	WR_PKT_	[2:0]		W/
	3'b100: end of frame with the remaining data size = 2 bytes	CMD			O
	3'b101: end of frame with the remaining data size = 1 byte (that is the low byte as using 16-bit write)				
	3'b000 : idle				
	3'b001: start of frame for the next write				
	3'b010: middle of frame for the next write				
	3'b011 : abort the unfinished packet write				
	CPU should write this command register before repeatedly writing				
	8/16 bit packet data VIA the ISA/IDE bus (with a2, a1, a0 = 000).				
21H	Packet Abort	ERR_ABO	[0]		W/
	Write this register to drop an incoming packet ready to be read by CPU.	RT			О
30H	bits [47:40] of switch base MAC address [47:0]	SWITCH_	[7:0]	0	R/
5011		MAC BA	[,,0]		W
	Each port in the switch IC has a unique MAC address with the port	SE			• •
	ID as address bits [3:0] and the same MAC base bits [47:4], specified by the register SWITCH_MAC_BASE[47:4].	SL			
31H	bits [39:32] of switch base MAC address [47:0]	SWITCH_	[7:0]	0	R/
3111		MAC_BA	[,,•]		W
		SE			• •
32H	bits [31:24] of switch base MAC address [47:0]	SWITCH	[7:0]	0	R/
3211		MAC_BA	[7.0]		W
		SE			**
33H	bits [23:16] of switch base MAC address [47:0]	SWITCH_	[7:0]	0	R/
5511		MAC_BA	[7.0]	U	W
		SE			VV
2411	bits [15:8] of switch base MAC address [47:0]		[7,0]	0	D/
34H	bits [13.6] of switch base MAC address [47.0]	SWITCH_	[7:0]	0	R/
		MAC_BA			W
0.511	Lite [7:4] of switch hose MAC address [47:0]	SE	F. 43	0	D /
35H	bits [7:4] of switch base MAC address [47:0]	SWITCH_	[7:4]	0	R/
		MAC_BA			W
		SE			
40H	interrupt mask register bit 0: PHY interrupt mask	IRQSTS_	[3:0]	4'b11	R/
	bit 1: EEPROM interrupt mask	MASK		11	W
	bit 2: packet received interrupt mask				
	bit 3: packet sent interrupt mask				
	The four interrupts can be masked individually. The value 0 indicates "Masked", and value 1 (default) indicates "Unmasked".				



50H	CPU Soft Reset for the whole switch chip reset	CPU_SOF	[0]	1	R/
	For Read	T_RESET			W
	0: soft reset in progress				
	1: soft reset done				
	For Write,				
	any value will trigger the whole chip reset				
	The soft reset is similar to power-on reset for the				
	switch chip, except that it is asserted by writing any				
	value to this register. The CPU soft reset has to take				
	16 RCLK50 cycles, i.e. 320ns, to make the switch				
	chip being reset and ready to CPU. For 8MHz 8051				
	CPU that an instruction cycle is 1.5 s, it needs to				
	wait for 4 CPU instruction cycles to continue after				
	the soft reset. Or, CPU can read this register				
	CPU_SOFT_RESET until value 1 is returned.				
	Note that reading this register will not cause the				
	address register to increment automatically. So,				
	consecutively reading from 2050H to 2051H should				
	not be applied. That is, any reading to 2051H has to				
	specify the address explicitly.				
51H	Revision ID Register	REVISIO	[7:0]	0	R/O
		N_ID			
	This register is used to record the revision code. Its				
	value is 0 for the first sample ICs.				

4.9 Registers of MAC/IO Control Module

* Base Address: 2400H

Addres s (offset)	Function	Register Name	Bits	Defau lt Value	R/ W
00H	Configurable preamble bytes This register specifies the preamble length (07	PREAM_C FG	[2:0]	7	R/ W
	bytes) for outgoing packets.				

Preliminary VT6516 Datarsheet

01H	configurable frame gap in di bits for 1st interval	IFG_CFG	[5:0]	32	R/
	This register specifies the 1 st interval of the inter-frame gap (in unit of di bit) for outgoing packets, where the 2 nd interval of the interframe gap is fixed as 16 di bits (i.e. 32 bits). The minimum interframe gate (IFG) defined in 802.3 is 96 bits (48 di bits). But for fast transmission, many manufactures use smaller IFG (minimum is 32 bits) in practical. The allowable IFG_CFG value is 063 di bits. Note that, TMAC only performs the carrier sense function during the 1 st IFG interval, rather than the whole IFG. So, for the half duplex link, if an incoming packet arrives at the 2 nd IFG interval, a collision with the ready-to-send outgoing packet will happen.				W



		•			
02H	Backoff configuration	BOFFCFG	[4:0]	5'b10	R/
	bit 0: CAP mode, mild solution for Capture effect			000	W
	bit 1: MBA mode, aggressive solution for Capture				
	effect				
	bit 2: EEFAST mode, drop the 2 nd collided packet				
	1				
	for testing				
	purpose, accelerate the drop event				
	bit 3: CRANDOM mode, use another random				
	algorithm				
	bit 4: OFSET, parameter for backoff timer				
	For that CAP mode is enabled, the TMAC module				
	will select the backoff time as b'10 or b'11 for the				
	2 nd collision, i.e. the backoff time for the 2 nd collision				
	is 2 or 3 slot times, where a slot time is 512 bits time				
	<u> </u>	;			
	duration.				
	For that MBA mode is enabled, the TMAC will				
	select			1	
	backoff time for 10 th collision just as that for 5 th				
	collision				
	backoff time for 11 th collision just as that for 4 th				
	collision				
	backoff time for 12 th collision just as that for 3 rd				
	_				
	collision				
	backoff time for 13 th collision just as that for 2 nd				
	collision				
	backoff time for 14 th collision just as that for 1 st				
	collision				
	backoff time for 15 th collision as 0.				
	For that EEFAST mode is enabled, the Output				
	Control will drop the packet immediately as the				
	1 1				
	second collision happens.				
	For that CRANDOM mode is enabled, the TMAC				
	will select the backoff time by using the alternative				
	random algorithm that calculates the backoff time as			1	
	that for 10 th collision.				
	For OFSET=1, the TMAC will follow the 802.3			1	
	standard backoff algorithm. For OFSET=0, the				
	TMAC will select the backoff time for the 1 st and 2 nd				
	collision as that of the 3 rd collision, i.e. the possible				
	the backoff time for the 1 st and 2 nd collision is ranged				
	from 0 to 7 in unit of slot time.				
=	•			•	



03Н	MAC media type configuration bit 0: SPD_10M, value 0: 100Mbps, value 1: 10Mbps bit 1: HALF_DPX, 1: half duplex, 0: full duplex bit 2: RCV_FC_DIS, 1: disable receive flow control frame 0: enable receive flow control frame bit 3: XMT_FC_DIS, 1: disable send flow control frame 0: enable send flow control frame	MACCFG	[3:0]	0	R/ W
04H	IO port enable	IO_CFG	[1:0]	0	R/
0411	bit 0: input port enable, 1: input enable, 0: input disable bit 1: output port enable, 1: output enable, 0: output disable	IO_CPO	[1.0]	U	W
10H- 13H	received good packet count	RCV_GO OD_PKT	[31:0]	0	R/O
	Accounting Event: receiving packets with CRC ok and packet size between 64 and 1522 (valid maximum packet size in spite of VLAN disabled or enabled). Note that the RMON/MIB counter will be locked during 4-byte continuous register-read, and the increment (if any) is deferred until read complete.				
14H-	received bad packet count	RCV_BAD	[31:0	0	R/O
17H	Formal Definition: "The number of inbound packets that contained errors preventing them from being deliverable to a higher-layer protocol." Accounting Events: (1) receiving valid-length packets with CRC error, (2) receiving runt packets, (3) receiving over-length packets		J		
18H-	drop packet counter	DROP_PK	[31:0	0	R/O
1BH	Formal Definition: "The total number of events in which packets were dropped by the probe due to lack of resources. Note that this number is not necessarily the number of packets dropped; it is just the number of times this condition has been detected."	T			
	Accounting Event: input FIFO overrun due to SDRAM-bandwidth blocking or buffer starvation.				
1CH- 1FH	sent good packet count	XMT_GO OD_PKT	[31:0	0	R/O
	Accounting Event: store-and-forward transmission success without collision				



20H-	sent bad packet counter	-	[31:0	0	R/O
23H	Formal Definition: "The number of outbound	D_PKT			
	packets that could not be transmitted because of				
	errors."				
	Accounting Event: re-transmission due to collision				
	or output FIFO underrun.				
2800H	MAC & I/O Control Module of Port 1	as same as l	Port 0		
	MAC & I/O Control Module of Port 2	as same as l	Port 0		
H					
	MAC & I/O Control Module of Port 3	as same as I	Port 0		
3400H	MAC & I/O Control Module of Port 4	as same as l	Port 0		
3800H	MAC & I/O Control Module of Port 5	as same as l	Port 0		
3C00	MAC & I/O Control Module of Port 6	as same as l	Port 0		
H					
4000H	MAC & I/O Control Module of Port 7	as same as l	Port 0		
4400H	MAC & I/O Control Module of Port 8	as same as l	Port 0		
4800H	MAC & I/O Control Module of Port 9	as same as l	Port 0		
4C00	MAC & I/O Control Module of Port 10	as same as l	Port 0		
H					
5000H	MAC & I/O Control Module of Port 11	as same as l	Port 0		
5400H	MAC & I/O Control Module of Port 12	as same as l	Port 0		
5800H	MAC & I/O Control Module of Port 13	as same as l	Port 0		
5C00	MAC & I/O Control Module of Port 14	as same as l	Port 0		
H					
6000H	MAC & I/O Control Module of Port 15	as same as I	Port 0		

4.10 Registers of CPU IO Control Module

* Base Address: 6400H

Addres s (offset		Register Name	Bits	Defau lt Value	R/ W
	CPU can check the incoming packet length VIA the 11-bit register	PKT_BYT E_CNT	[7:0]	0	R/O
01H	PKT_BYTE_CNT [10:0] before starting to read it. CPU packet read byte count register bits [10:8]	PKT_BYT E_CNT	[10:8	0	R/O

Preliminary VT6516 Datarsheet

02H	CPU packet read status register 2'b00: idle or packet read in progress 2'b01: packet received successfully 2'b10: packet received with error (CPU needs to read the same packet again)	RD_PKT_ STATUS	[1:0]	0	R/O
03Н	Packet source port ID CPU can check the incoming packet's source port ID VIA the 3-bit register PKT_SRC_PORT before starting to read it. It is useful to the spanning tree algorithm.	_PORT	[3:0]	0	R/O
04H	CPU IO port configuration register bit 0: input port enable, 1: input enable, 0: input disable bit 1: output port enable, 1: output enable, 0: output disable	CPUIO_C FG	[1:0]	0	R/ W
10H	CPU packet write status register bits [1:0]: packet write status 2' b00: idle or packet write in progress 2' b01: CPU sent packet successfully 2' b10: CPU sent packet unsuccessfully (CPU needs to re-write the packet again) bit 2: CPU Input Control is ready for CPU to write packets (It can be ready only after setting CPUIO_CFG[0] = 1.) 0: not ready (default) 1: ready	WR_PKT_ STATUS	[2:0]	0	R/O



SECTION III ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Unit
Ambient operating temperature	0	70	°C
Case temperature	0	100	оС
Storage temperature	-55	125	°C
Input voltage	-0.5	5.5	Volts
Output voltage ($V_{CC} = 3.1 - 3.6V$)	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC CHARACTERISTICS

 $TA-0-70^{\circ}C$, $V_{CC}=3.3V+/-5\%$, GND=0V

Symbol	Parameter	Min	Max	Unit	Condition
V_{IL}	Input low voltage	-0.50	0.8	V	
V _{IH}	Input high voltage	2.0	V _{CC} +0.5	V	
V _{OL}	Output low voltage	-	0.45	V	I _{OL} =4.0mA
V _{OH}	Output high voltage	2.4	-	V	I _{OH} =-1.0mA
$I_{\Pi\!L}$	Input leakage current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate leakage current	=	+/-20	uA	$0.45 < V_{OUT} < V_{CC}$
I_{CC}	Power supply current	-	TBD	mA	

AC CHARACTERISTICS

AC timing specifications provided are based on external zero-pf capacitance load. Min/Max cases are based on the following table:

Parameter	Min	Max	Unit
3.3V power (Vcc)	3.135	3.465	V
Temperature	0	95	°C

- CPU interface IO Timing Characteristics

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
$t_{\rm IORH}, t_{\rm IOWH}$	IOR/IOW falling to	70	-	ns
	IOR/IOW rising			
$t_{\rm IORL},~t_{\rm IOWL}$	IOR/IOW rising to	25	-	ns
	IOR/IOW falling			
t_{VAL}	HD valid to IOR/IOW	25	-	ns
17112	falling			
t_{IOWS}	IOW data setup(write	20	-	ns
TOWS	data valid to IOW			
	rising)			
t_{IOWH}	IOW data hold(IOW	10	-	ns
10 111	rising to write data			
	invalid)			
t_{IORS}	IOR data setup(read	20	-	ns
TORB	data valid to IOR rising)			
t _{IORH}	IOR data hold(IOW	5	-	ns
10141	rising to read data			
	invalid)			

IOR hhhhhhhhf I I I I I I	IIIIrhhhhhfil
~ t _I .	$_{ m ORH}$! ~ $t_{ m IORL}$!
~ t _{VAL} !	$\sim t_{\rm IORS}! \sim t_{\rm IORH}!$
HD zzzznddddddddd	ddddddozzzzz
CPU read	l timing diagram
3-3-3-	· ·
IOWhhhhhhhhf I I I I I I	IIIIrhhhhhfII
\sim t_{IC}	t_{IOWL} !
~ t _{val} !	$\sim t_{\rm IOWS}$! $\sim t_{\rm IOWH}$!
$\mathtt{HD}\ \mathtt{z}\mathtt{z}\mathtt{z}\mathtt{z}\mathtt{z}\mathtt{n}\mathtt{d}\mathtt{d}\mathtt{d}\mathtt{d}\mathtt{d}\mathtt{d}\mathtt{d}\mathtt{d}$	ddddddozzzzz
CPU write	e timing diagram



- SRAM interface Timing Characteristics

SYMBOL	DESCRIPTION	SETUP	HOLD	MIN	MAX	UNIT
$t_{\scriptscriptstyle \mathrm{SA}}$	SA output delay			2	7	Ns
$t_{ ext{SDS}}$, $T_{ ext{SDH}}$	SD input	2.5	1.5			Ns
${ m t_{SD}}$	SD output delay			2	7	Ns
$t_{ m SADS}$	SADS output delay			2	7	Ns
t_{SCS}	SCS0 output delay			2	7	Ns
$t_{\scriptscriptstyle ext{SWE}}$	SWE output delay			2	7	ns

SCLKII rhhhhfillirhhhhfillirhhhfillirhhh + t_{SADS}~

SADS z z z z ndddddddddoz z z z z z z z nddddddd + t_{SCS} ~

SCS zzzznddddddddozzzzzzzzndddddd + $t_{\text{SWE}} \sim$


SWE zzzznddddddddozzzzzzzndddddd + $t_{\text{SA}} \sim$

SD nddddozzzzzzzzzzzzzzzzzzznddddo + $t_{\text{SDH}} \sim$



- DRAM interface Timing Characteristics

SYMBOL	DESCRIPTION	SETUP	HOLD	MIN	MAX
t_{MA}	MA output delay			2	6.5
$t_{ ext{MDS}}$, $t_{ ext{MDH}}$	MD input	1.5	2		
$t_{ m MD}$	MD output delay			2	6.5
$t_{\scriptscriptstyle \mathrm{BA}}$	BA0, BA1 output delay			2	6.5
$t_{ m RAS}$	RAS0, RAS1 output delay			2	6.5
t_{CAS}	CAS0, CAS1 output delay			2	6.5
$t_{ m DWE}$	DWE0, DWE1 output delay			2	6.5
t_{DCS}	DCS3~0 output delay			2	6





- RMII Interface Timing Characteristics

SYMBOL	DESCRIPTION	min	type	max	unit	condition
$t_{ m RC}$	RCLK50 cycle time			20	ns	
$t_{ m RXDS}$	RXD CRS_DV setup time	4	-	-	ns	to RCLK50
KADS						rising edge
$t_{ m RXDH}$	RXD CRS_DV hold time	2	-	-	ns	to RCLK50
KADH						rising edge
$t_{ ext{TXD}}$	TXD TX_EN output	3	-	12	ns	to RCLK50
TAD	delay					rising edge

CRS_DVnddddoz z z ndddddoz z z ndddddoz z z z $+t_{RXDH}$ ~

+ t_{RXDS} ~ \ \

RXD ndddddozzzndddddozzzz

+ t_{RXDH} ~

+ t_{TXD} ~

TX_EN zzzzndddddddddzzzzzzzzznddddd $+t_{TXD}$ ~

TXD zzzzndddddddddozzzzzzzznddddd



MII Interface Timing Characteristics

SYMBOL	DESCRIPTION	min	type	max	unit	condition
t_{RC}	RCLK cycle time	-	40	-	ns	
t_{RXDS}	RXD, RXDV setup time	5	-	-	ns	to RCLK50 rising edge
$t_{ m RXDH}$	RXD, RXDV hold time	5	-	-	ns	to RCLK50 rising edge
t_{TC}	TCLK cycle time	-	40	-	ns	
$t_{\scriptscriptstyle \mathrm{TXD}}$	TXD, TX_EN output delay	4	-	20	ns	to RCLK50 rising edge

TXD

| | | | rhhhhf| | | | | rhhhhf| | | | RCLK $+t_{RXDS} \sim \$

CRS_DVndddddozzzndddddozzzz + t_{RXDH} ~

ndddddoz z z ndddddoz z z nddddddoz z z z **RXD** + t_{RXDH} ~

IIIrhhhhfiliirhhhhfiliirhhhhfili TCLK + t_{TXD} ~

TX_EN zzzzndddddddddozzzzzzzzznddddd + t_{TXD} ~ zzzznddddddddozzzzzzzznddddd

Management Interface (MI) Timing Characteristics

Parameter	min	typ	max	unit	condition
MDC cycle time	-	400	-	ns	
MDC high time	180	200	220	ns	
MDC low time	180	200	220	ns	
MDIO setup time (source by PHY)	30	-	-	ns	to MDC rising edge
MDIO hold time (source by PHY)	0	-	-	ns	to MDC rising edge
MDIO output	200	-	300	ns	to MDC rising





delay (source by			edge
vt3061)			



- EEPROM Interface Timing Characteristics

Parameter	min	typ	max	unit	condition
EEC clock		0	78.12	-	kHz
frequency					
Clock high time	-	6.4	-	μs	
Clock low time	-	6.4	-	μs	
Start Condition setup time		6.4	-	-	μs
Start Condition hold time	6.4	-	-	μs	
Stop Condition setup time		6.4	-	-	μs
Stop Condition hold time	6.4	-	-	μs	
Read Data In setup time	0	-	-		to EEC rising edge
Read Data In hold time	0	-	-		to EEC falling edge
EEIO Data out delay	2.6	-	3.0	μs	to EEC falling edge
Write Cycle time	-	11.4	-	ms	



PACKAGE MECHANICAL SPECIFICATIONS

